PCIMX258CJM4A datasheet(46/144 Pages) FREESCALE

46 / 144 page

i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3

Freescale Semiconductor

Figure 12 gives timing waveforms for PIO write mode.

Figure 12. PIO Write Mode Timing

To meet PIO write mode timing requirements, a number of timing parameters must be controlled. Table 35

shows timing parameters and their determining relations, and indicates parameters that can be adjusted to

meet required conditions.

Table 35. Timing Parameters for PIO Write Mode

ATA

Parameter

PIO Write

Mode Timing

Parameter1

1 See Figure 12.

Relation

Adjustable Parameter(s)

t1(min.) = time_1

× T – (tskew1 + tskew2 + tskew5)

time_1

t2w

t2(min.) = time_2w

× T – (tskew1 + tskew2 + tskew5)

time_2w

t9(min.) = time_9

× T – (tskew1 + tskew2 + tskew6)

time_9

—

t3(min.) = (time_2w – time_on)

× T – (tskew1 + tskew2 +tskew5)

if not met, increase time_2w

t4(min.) = time_4

× T – tskew1

time_4

tA = (1.5 + time_ax)

× T – (tco + tsui + tcable2 + tcable2 + 2 × tbuf)

time_ax

—

t0(min.) = (time_1 + time_2 + time_9)

× T

time_1, time_2r, time_9

—

Avoid bus contention when switching buffer on by making ton long

enough

—

Avoid bus contention when switching buffer off by making toff long

enough

—

ADDR

(See note 1)

DIOW

Write Data(15:0)

IORDY

t2w

buffer_en

ton

t4 toff

DIOR

PCIMX258CJM4A Datasheet(PDF) 46 Page - Freescale Semiconductor, Inc

PCIMX258CJM4A Datasheet(HTML) 46 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL