Electronic Components Datasheet Search
  English  ▼

X  

PCIMX258CJM4A Datasheet(PDF) 97 Page - Freescale Semiconductor, Inc

Part # PCIMX258CJM4A
Description  i.MX25 Applications Processor for Consumer and Industrial Products
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX258CJM4A Datasheet(HTML) 97 Page - Freescale Semiconductor, Inc

Back Button PCIMX258CJM4A Datasheet HTML 93Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 94Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 95Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 96Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 97Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 98Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 99Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 100Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 101Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 144 page
background image
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3
Freescale Semiconductor
97
3.7.14.1
SIM Reset Sequences
SIM cards may have internal reset, or active low reset. The following subset describes the reset sequences
in these two cases.
3.7.14.1.1
SIM Cards with Internal Reset
Figure 69 shows the reset sequence for SIM cards with internal reset. The reset sequence comprises the
following steps:
•
After power-up, the clock signal is enabled on SIMx_CLKy (time T0)
•
After 200 clock cycles, SIMx_DATAy_RX_TX must be asserted.
•
The card must send a response on SIMx_DATAy_RX_TX acknowledging the reset between
400–40000 clock cycles after T0.
Figure 69. Internal Reset Card Reset Sequence
Table 73 defines the general timing requirements for the SIM interface.
3.7.14.1.2
SIM Cards with Active Low Reset
Figure 70 shows the reset sequence for SIM cards with active low reset. The reset sequence comprises the
following steps:
•
After power-up, the clock signal is enabled on SIMx_CLKy (time T0)
•
After 200 clock cycles, SIMx_DATAy_RX_TX must be asserted.
•SIMx_RSTy must remain low for at least 40,000 clock cycles after T0 (no response is to be
received on RX during those 40,000 clock cycles)
•SIMx_RSTy is asserted (at time T1)
•SIMx_RSTy must remain asserted for at least 40,000 clock cycles after T1, and a response must be
received on SIMx_DATAy_RX_TX between 400 and 40,000 clock cycles after T1.
Table 73. Timing Specifications, Internal Reset Card Reset Sequence
Ref No.
Min.
Max.
Units
1
—
200
clk cycles
2
400
40,000
clk cycles
SIMn_SVENm
SIMx_CLKy
SIMx_DATAy_RX_TX
2
T0
RESPONSE
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com