| Electronic Components Datasheet Search |
|
PCIMX258CJM4A Datasheet(PDF) 61 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PCIMX258CJM4A Datasheet(HTML) 61 Page - Freescale Semiconductor, Inc |
|
61 / 144 page ![]() i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3 Freescale Semiconductor 61 3.7.6.1.2 Mobile DDR SDRAM–Specific Parameters The following diagrams and tables specify the timings related to the SDRAMC module which interfaces with the mobile DDR SDRAM. Figure 29. Mobile DDR SDRAM Write Cycle Timing Diagram Table 45. SDRAM Self-Refresh Cycle Timing Parameters ID Parameter Symbol Min. Max. Unit SD16 CKE output delay time tCKS 1.8 — ns Table 46. Mobile DDR SDRAM Write Cycle Timing Parameters1 1 Test condition: Measured using delay line 5 programmed as follows: ESDCDLY5[15:0] = 0x0703. ID Parameter Symbol Min. Max. Unit SD17 DQ and DQM setup time to DQS tDS 0.95 — ns SD18 DQ and DQM hold time to DQS tDH 0.95 — ns SD19 Write cycle DQS falling edge to SDCLK output delay time tDSS 1.8 — ns SD20 Write cycle DQS falling edge to SDCLK output hold time tDSH 1.8 — ns SDCLK SDCLK DQS (output) DQ (output) DQM (output) Data Data Data Data Data Data Data Data DM DM DM DM DM DM DM DM SD17 SD17 SD17 SD17 SD18 SD18 SD18 SD18 SD19 SD20 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |