PCIMX258CJM4A datasheet(81/144 Pages) FREESCALE

81 / 144 page

i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3

Freescale Semiconductor

Figure 53 shows the ESAI HCKR timing diagram.

Figure 53. ESAI HCKR Timing

Table 58 describes the general timing requirements for the ESAI module. Table 56 and Table 57 describe

respectively the conditions and signals cited in Table 58.

Table 56. ESAI Timing Conditions

Symbol

Significance

Comments

i ck

Internal clock

In the i.MX25, the internal clock frequency is equal to the IP bus frequency

(133 MHz)

x ck

External clock

The external clock may be derived from the CRM module or other external

clock sources

i ck a

Internal clock, asynchronous mode

In asynchronous mode, SCKT and SCKR are different clocks

i ck s

Internal clock, synchronous mode

In synchronous mode, SCKT and SCKR are the same clock

Table 57. ESAI Signals

Signal Name

Significance

SCKT

Transmit clock

SCKR

Receive clock

FST

Transmit frame sync

HCKT

Transmit high-frequency clock

HCKR

Receive high-frequency clock

Table 58. ESAI General Timing Requirements

No.

Characteristics1 2

Symbol

Expression3

Min.

Max.

Condition

Unit

Clock cycle4

tSSICC

× Tc

30.0

—

i ck

Clock high period

For internal clock

—

× Tc − 9.0

—

—ns

For external clock

—

× Tc

—

Clock low period

For internal clock

—2

× Tc − 9.0

—

—ns

For external clock

—

× Tc

—

HCKR

SCKR (output)

PCIMX258CJM4A Datasheet(PDF) 81 Page - Freescale Semiconductor, Inc

PCIMX258CJM4A Datasheet(HTML) 81 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL