Electronic Components Datasheet Search
  English  ▼

X  

AFE5801 Datasheet(PDF) 23 Page - Texas Instruments

Click here to check the latest version.
Part # AFE5801
Description  8-Channel Variable-Gain Amplifier (VGA) With Octal High-Speed ADC
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AFE5801 Datasheet(HTML) 23 Page - Texas Instruments

Back Button AFE5801 Datasheet HTML 19Page - Texas Instruments AFE5801 Datasheet HTML 20Page - Texas Instruments AFE5801 Datasheet HTML 21Page - Texas Instruments AFE5801 Datasheet HTML 22Page - Texas Instruments AFE5801 Datasheet HTML 23Page - Texas Instruments AFE5801 Datasheet HTML 24Page - Texas Instruments AFE5801 Datasheet HTML 25Page - Texas Instruments AFE5801 Datasheet HTML 26Page - Texas Instruments AFE5801 Datasheet HTML 27Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 46 page
background image
AFE5801
www.ti.com
SLOS591D – SEPTEMBER 2008 – REVISED MAY 2010
INTERNAL_AC_COUPLING
Address: 7[1]
This bit controls an internal high-pass filter (Figure 34), set between the input buffer and the VCA. This filter
removes the input offset to avoid its amplification by the TGC. An alternative method is to remove the offset
effect on the digital domain, either on the device following the ADC or at the ADC output, by using the
DIGITAL HIGH PASS FILTER registers described previously.
LOW_FREQUENCY_NOISE_SUPPRESSION
Address: 1[11]
The low-frequency noise-suppression mode is specifically useful in applications where good noise
performance is desired in the frequency band of 0MHz to 1MHz (around dc). Setting this mode shifts the
low-frequency noise of the ADC in the AFE5801 to approximately fS/2, thereby reducing the noise floor
around dc to a much lower value.
OUTPUT_DISABLE
Address: 1[1]
A 1 on this bit sets all the LVDS outputs into the high-impedance state.
OUTPUT_RATE_2X
Address: 1[14]
The output data always uses a DDR format, with valid/different bits on the positive as well as the negative
edges of the LVDS bit clock, DCLK. The output rate is set by default to 1× (OUTPUT_RATE_2X = 0), where
each ADC has one LVDS stream associated with it. If the sampling rate is low enough, two ADCs can share
one LVDS stream, in this way lowering the power consumption devoted to the interface. The unused outputs
will output zero. To avoid consumption from those outputs, no termination should be connected to them. The
distribution on the used output pairs is done in the following way:
•
Channel 1 and channel 2 come out on channel 3. Channel 1 comes out first.
•
Channel 3 and channel 4 come out on channel 4. Channel 3 comes out first.
•
Channel 5 and channel 6 come out on channel 5. Channel 5 comes out first.
•
Channel 7 and channel 8 come out on channel 6. Channel 7 comes out first.
Copyright © 2008–2010, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Link(s): AFE5801



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com