Electronic Components Datasheet Search
  English  ▼

X  

AFE5801 Datasheet(PDF) 28 Page - Texas Instruments

Click here to check the latest version.
Part # AFE5801
Description  8-Channel Variable-Gain Amplifier (VGA) With Octal High-Speed ADC
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AFE5801 Datasheet(HTML) 28 Page - Texas Instruments

Back Button AFE5801 Datasheet HTML 24Page - Texas Instruments AFE5801 Datasheet HTML 25Page - Texas Instruments AFE5801 Datasheet HTML 26Page - Texas Instruments AFE5801 Datasheet HTML 27Page - Texas Instruments AFE5801 Datasheet HTML 28Page - Texas Instruments AFE5801 Datasheet HTML 29Page - Texas Instruments AFE5801 Datasheet HTML 30Page - Texas Instruments AFE5801 Datasheet HTML 31Page - Texas Instruments AFE5801 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 46 page
background image
AFE5801
SLOS591D – SEPTEMBER 2008 – REVISED MAY 2010
www.ti.com
INTERP_ENABLE
Address: 0x97[7]
This 8 bit register sets the ramp rate. When INTERP_ENABLE = 1, the ramp rate is 0.125dB for every
number of clocks stored in REG_VALUE:
REG_VALUE
SLOPE
0x0
0.125dB per Tclk
0x1
0.125dB per Tclk
0x2
0.125dB per 2 × Tclk
0xFF
0.125dB per 255 × Tclk
When INTERP_ENABLE = 0 the ramp rate is 1dB for every 8 times the number of clocks stored in REG_VALUE:
REG_VALUE
SLOPE
0x0
1dB per 8 × Tclk
0x1
1dB per 8 × Tclk
0x2
1dB per 16 × Tclk
0xFF
1dB per 255× 8 × Tclk
NOTE
Reading back the address 0x97 (INTERP_ENABLE) to verify its value shows the opposite
value of what it actually is. For instance, after setting INTERP_ENABLE to 1 in addres
0x97 to enable interpolation, the bit shows as 0 when reading it back from the same
address (0x97). After setting INTERP_ENABLE to 0 in addres 0x97 to disable
interpolation, the bit shows as 1 when reading it back.
SOFT_SYNC
Address 0x99[5]
Setting SOFT_SYNC bit to 1 enables the TGC engine to run periodically following a given TGC curve,
without the need for a high pulse signal in the SYNC pin (see more details in the Soft Synchronization
section).
UNIFORM_GAIN_MODE
Address 0x99[4]
Setting this bit to 0 (default) directs the TGC engine to follow an arbitrary gain-versus-time curve. If this bit is
set to 1, the gain is ramped up with a slope set by the UNIFORM_GAIN_SLOPE register. (See more details
in the Uniform Gain Increment Mode section.)
UNIFORM_GAIN_SLOPE
Address 0x9B[7:0]
See the Uniform Gain Increment Mode section.
STATIC_PGA
Address 0x99[3]
Setting this bit to 1 disables the TGC engine. COARSE_GAIN and FINE_GAIN control the gain value, which
is independent of time.
28
Submit Documentation Feedback
Copyright © 2008–2010, Texas Instruments Incorporated
Product Folder Link(s): AFE5801



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com