Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 649 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 649 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 645Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 646Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 647Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 648Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 649Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 650Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 651Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 652Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 653Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 649 / 976 page
background image
Initialization/Application Information
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
571
Figure 29-17. Flow-Chart of DMA Mode Master Receive
29.7.2.3
Exiting DMA Mode, System Requirement Considerations
As described above, the final transfers of both TX and RX transfers need to be handled via interrupt by the
CPU. To change from DMA to interrupt driven transfers in the I2C module, you have to disable the
DMAEN bit in the IBCR register. The trigger to exit the DMA mode is that the programmed DMA
Transfer Control Descriptor (TCD) has completed all its transfers to/from the I2C module.
Config I2C for
Master TX
interrupt
generated
Arb Lost or
No ack ?
CPU handles
condition
yes
no
CPU sets TX/RX
to RX
CPU: dummy
CPU sets
DMAENABLE
read of DATAreg
DMA reads byte
ipd_rx_req
generated
of data
Slave TX one
byte of data
DMA read
data ?
(n-2) bytes of
no
yes
CPU clears
DMA enable
Slave TX n-1
data byte
interrupt
generated
CPU reads n-1
data
CPU sets
TXACK
Slave TX last
data byte
interrupt
generated
CPU reads last
data byte
Stop
generated
Start
Generated
CPU writes calling
address to slave



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com