Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 706 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 706 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 702Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 703Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 704Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 705Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 706Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 707Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 708Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 709Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 710Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 706 / 976 page
background image
eSCI Protocol
MAC7200 Microcontroller Family Reference Manual, Rev. 2
628
Freescale Semiconductor
•
Detection of Bit Errors, Physical Bus Errors and Checksum Errors
•
All status bit can generate maskable interrupts
•
Application layer CRC support
•
Programmable CRC polynom
•
Double Stop Flag insertion after Bit Errors
•
Detection and generation of wakeup characters
•
Programmable wakeup delimiter time
•
Programmable slave timeout
•
Can be configured to include header bits in checksum
•
LIN DMA interface
Please refer to the LIN Specification Package for details about the LIN protocol.
31.2.2
Modes of Operation
The SCI functions the same in normal, special, and emulation modes. It also has a low power Doze mode.
•
Run Mode
•
Doze Mode
The eSCI delays the system going into stop mode, until it has completely transmitted the current TX byte,
or completely received the current RX byte. In LIN mode it will complete any frames which don’t require
further processor intervention (e.g. transmission of a checksum byte).
31.3
eSCI Protocol
31.3.1
LIN Protocol Summary
The LIN bus has the following characteristics:
•
2-wire, full duplex bus (RXD + TXD)
•
Synchronous (the clock is derived from the data stream)
•
Single-master, multi-slave
•
Transmit “monitoring”. The LIN master is responsible for checking that the transmitted data is the
same as the data on the bus
•
Bit rate from 1 kb/s to 19.2 kb/s, with recommended rates of 2400 bps, 9600 bps and 19200 bps.
•
8N1 byte encoding, LSB first (1 Start + 8 Data + 1 stop bit). In this sense, a “byte” is 10 bits (as
measured by the bit time/slice).
•
Payload is delivered in a Message Frame, which consists of:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com