Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 881 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 881 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 877Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 878Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 879Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 880Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 881Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 882Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 883Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 884Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 885Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 881 / 976 page
background image
External Signal Description
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
803
NOTES
34.2.1
Port A
This port implements 16 GPIO/Peripheral pins. All 16-bits are controllable as GPIO, and the port is
controlled as follows:
•
PA0-PA15: Switched by the MODE bits in Port A of the PIM
•
Refer to the PIM Block Guide for the Peripheral Mode functionality of this port
The GPIO registers for this port reside at an offset of $0000 in the PIM memory map slot.
34.2.2
Port B
This port implements 16 GPIO/Peripheral pins. All 16-bits are controllable as GPIO, and the port is
controlled as follows:
•
PB0-PB15: Switched by the MODE bits in Port B of the PIM
•
Refer to the PIM Block Guide for the Peripheral Mode functionality of this port
The GPIO registers for this port reside at an offset of $0040 in the PIM memory map slot.
34.2.3
Port C
This port implements 16 GPIO/Peripheral pins. All 16-bits are controllable as GPIO, and the port is
controlled as follows:
•
PC0-PC15: Switched by the MODE bits in Port C of the PIM
•
Refer to the PIM Block Guide for the Peripheral Mode functionality of this port
The GPIO registers for this port reside at an offset of $0080 in the PIM memory map slot.
Table 34-7. JTAG Pin Functions (Peripheral Mode)
Port
Primary Peripheral
Function 1
1. The JTAG interface has pull-ups/pull-downs enabled at reset, as follows:
TCK: Pull-down
TMS, TDI: Pull-up
TDO: None
Secondary Peripheral
Function
Tertiary Peripheral
Function
TCK
JTAG Interface TCK
None
None
TMS
JTAG Interface TMS
None
None
TDI
JTAG Interface TDI
None
None
TDO
JTAG Interface TDO
None
None



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com