Electronic Components Datasheet Search
  English  ▼

X  

TLC5949PWPR Datasheet(PDF) 39 Page - Texas Instruments

Click here to check the latest version.
Part # TLC5949PWPR
Description  16-Channel, 12-Bit, ES-PWM, Full Self-Diagnosis LED Driver for 7-Bit Global BC LED Lamp
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLC5949PWPR Datasheet(HTML) 39 Page - Texas Instruments

Back Button TLC5949PWPR Datasheet HTML 35Page - Texas Instruments TLC5949PWPR Datasheet HTML 36Page - Texas Instruments TLC5949PWPR Datasheet HTML 37Page - Texas Instruments TLC5949PWPR Datasheet HTML 38Page - Texas Instruments TLC5949PWPR Datasheet HTML 39Page - Texas Instruments TLC5949PWPR Datasheet HTML 40Page - Texas Instruments TLC5949PWPR Datasheet HTML 41Page - Texas Instruments TLC5949PWPR Datasheet HTML 42Page - Texas Instruments TLC5949PWPR Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 51 page
background image
Power-Save Mode
1
2
3
4
5
6
¼
191
192
193
SIN
LAT
Second GS Data Latch
(Internal)
Previous On/Off Data
SCLK
1
2
3
All Data Are '0'
Low
Power-Save Mode
Normal Mode
Normal Mode
Normal Mode
'1'
PSMODE Bit
in Control Data Latch
(Internal)
X01b or X10b
OFF
OUT0,
7,
8,
15
OUT
OUT
OUT
OFF
OUT1,
6,
9,
14
OUT
OUT
OUT
OFF
ICC
(VCC Current)
Greater Than 1 mA
Approximately 10 A
m
BLANK Bit
in Control Data Latch
(Internal)
ON or OFF
ON or OFF
ON or OFF
ON
ON
ON
OFF
OUT2,
5,
10,
13
OUT
OUT
OUT
ON or OFF
ON
OUT3,
4,
11,
12
OUT
OUT
OUT
First GS Data Latch
(Internal)
Previous On/Off Data
All Data Are '0'
First and second GS data latches are
changed simultaneously because the BLANK bit is '1'.
TLC5949
www.ti.com
SBVS219A – DECEMBER 2012 – REVISED DECEMBER 2012
POWER-SAVE MODE (PSM)
The power-save mode control bits are assigned in the function control data latch. The device dissipation current
becomes 10 µA (typ) in this mode. When the two lower bits in PSMODE are '01', '10', or '11', the power-save
mode is enabled. When the lower two bits are '01' or '10', and if all '0' data are written in the second GS data
latch, the TLC5949 goes into power-save mode. When an SCLK rising edge is generated with the lower two
PSMODE bits (bits 135, 134) set to '01', the device leaves PSM for normal operation. OUTn are turned on at the
first GSCLK of the next display period after the device has left PSM. Figure 33 shows the power-save mode
timing diagram.
Figure 33. Power-Save Mode Timing (Bits 135 and 134 = 01)
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
39
Product Folder Links: TLC5949



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com