| Electronic Components Datasheet Search |
|
TLC5949PWPR Datasheet(PDF) 11 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TLC5949PWPR Datasheet(HTML) 11 Page - Texas Instruments |
|
11 / 51 page ![]() Power-Save Mode SIN LAT Second Grayscale Data Latch (Internal) Previous On/Off Data SCLK 1 2 3 191 192 193 1 2 3 4 5 6 ¼ All Data Are '0' Low Power-Save Mode Normal Mode Normal Mode Normal Mode '1' PSMODE Bit In Control Data Latch (Internal) 001b OFF OUT0 7 8 15 , OUT , OUT , OUT OFF OUT1 6 9 14 , OUT , OUT , OUT OFF ICC (VCC Current) More Than 100 A m Less Than 100 A m t D6 t D7 BLANK Bit In Control Data Latch (Internal) ON or OFF ON or OFF ON or OFF ON ON ON OFF OUT2 5 10 13 , OUT , OUT , OUT ON or OFF ON OUT3 4 11 12 , OUT , OUT , OUT First Grayscale Data Latch (Internal) Previous On/Off Data All Data Are ‘0' ON or OFF ON or OFF ON or OFF ON or OFF First and second GS data latches are changed simultaneously because the BLANK bit is '1'. TLC5949 www.ti.com SBVS219A – DECEMBER 2012 – REVISED DECEMBER 2012 Figure 10. Power-Save Mode Timing Copyright © 2012, Texas Instruments Incorporated Submit Documentation Feedback 11 Product Folder Links: TLC5949 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |