Electronic Components Datasheet Search
  English  ▼

X  

ASD1194 Datasheet(PDF) 34 Page - Texas Instruments

Part # ASD1194
Description  Low-Power, 8-Channel, 16-Bit Analog Front-End for Biopotential Measurements
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ASD1194 Datasheet(HTML) 34 Page - Texas Instruments

Back Button ASD1194 Datasheet HTML 30Page - Texas Instruments ASD1194 Datasheet HTML 31Page - Texas Instruments ASD1194 Datasheet HTML 32Page - Texas Instruments ASD1194 Datasheet HTML 33Page - Texas Instruments ASD1194 Datasheet HTML 34Page - Texas Instruments ASD1194 Datasheet HTML 35Page - Texas Instruments ASD1194 Datasheet HTML 36Page - Texas Instruments ASD1194 Datasheet HTML 37Page - Texas Instruments ASD1194 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 76 page
background image
DOUT
DAISY_IN
1
0
DO T
U
0
SCLK
MSB
1
MSB
0
2
1
3
152
153
154
MSB
1
LSB
0
LSB
1
155
241
LSB
1
Daaf
t
romfirstd
ce(
evi
ADS1198)
Daaf
t
romsecond
vi
de ce(ADS1194)
XX
f
SCLK
f
(N
)(N
DR
BITS
CHANNELS)+24
N
=
DEVICES
ADS1194, ADS1196
ADS1198
SBAS471C
– APRIL 2010 – REVISED NOVEMBER 2011
www.ti.com
Note that from Figure 2, the SCLK rising edge shifts data out of the ADS1194/6/8 on DOUT. The SCLK rising
edge is also used to latch data into the device DAISY_IN pin down the chain. This architecture allows for a faster
SCLK rate speed, but it also makes the interface sensitive to board level signal delays. The more devices in the
chain, the more challenging it could become to adhere to setup and hold times. A star pattern connection of
SCLK to all devices, minimizing length of DOUT, and other PCB layout techniques help. Placing delay circuits
such as buffers between DOUT and DAISY_IN are ways to mitigate this challenge. One other option is to insert a
D flip-flop between DOUT and DAISY_IN clocked on an inverted SCLK. Note also that daisy-chain mode
requires some software overhead to recombine data bits spread across byte boundaries. Figure 37 shows a
timing diagram for the daisy-chain mode.
Figure 37. Daisy-Chain Timing
The maximum number of devices that can be daisy-chained depends on the data rate at which the device is
being operated. The maximum number of devices can be approximately calculated with Equation 6.
where:
NBITS = device resolution (depends on data rate), and
NCHANNELS = number of channels in the device (4, 6, or 8).
(6)
For example, when the ADS1198 (eight-channel, 16-bit version) is operated at a 2kSPS data rate with a 4MHz
fSCLK, 15 devices can be daisy-chained.
34
Submit Documentation Feedback
Copyright
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): ADS1194 ADS1196 ADS1198



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com