AMC7812B datasheet(48/92 Pages) TAOS

48 / 92 page

GPIO-n

ENABLE

GPIO-nBit

(whenwriting)

V+

GPIO-nBit

(whenreading)

AMC7812B

SBAS625A – SEPTEMBER 2013 – REVISED SEPTEMBER 2013

www.ti.com

GENERAL-PURPOSE INPUT AND OUTPUT PINS (GPIO-0 to GPIO-7)

The device has eight GPIO pins. The GPIO-0, -1, -2 and -3 pins are dedicated to general, bidirectional, digital I/O

signals. GPIO-4, GPIO-5, GPIO-6, and GPIO-7 are dual-function pins and can be programmed as either

bidirectional digital I/O pins or remote temperature sensors D1 and D2. When D1 or D2 is disabled, the pins

function as GPIOs. These pins can receive an input or produce an output. When the GPIO-n pin functions as an

output, it has an open-drain and the status is determined by the corresponding GPIO-n bit of the GPIO register.

The output state is high impedance when the GPIO-n bit is set to '1', and is logic low when the GPIO-n bit is

cleared ('0'). Note that a 10-k

Ω pull-up resistor is required when using the GPIO-n pin as an output, see

Figure 99. The dual-function GPIO-4, -5, -6, and -7 pins should not be tied to a pull-up voltage that exceeds the

AVDD supply. The dedicated GPIO-0, -1, -2, and -3 pins are only restricted by the absolute maximum voltage. To

use the GPIO-n pin as an input, the corresponding GPIO-n bits in the GPIO register must be set to '1'. When the

GPIO-n pin functions as an input, the digital value on the pin is acquired by reading the corresponding GPIO-n

bit. After a power-on reset or any forced hardware or software reset, all GPIO-n bits are set to '1', and the GPIO-

n pin goes to a high-impedance state.

Figure 99. GPIO Pins

HARDWARE RESET

Pulling the RESET pin low performs a hardware reset. When the RESET pin is low, the device enters a reset

state and all registers are set to the default values (including the power-down register). Therefore, all function

blocks (except the internal temperature sensor) are in power-down mode. On the RESET rising edge, the device

returns to the normal operating mode. After returning to this mode, all registers remain set to the default value

until a new value is written. Note that after reset, the power-down register must be properly written in order to

activate the device. Hardware reset should only be issued when DVDD reaches the minimum specification of 2.7

V or above.

SOFTWARE RESET

Software reset returns all register settings to their default values and can be performed by writing to the software

reset register. In the case of I2C communication, any value written to this register results in a reset condition. In

the case of SPI communications, only writing the specific value of 6600h to this register resets the device. See

the Registers section for details. During reset, all communication is blocked. After issuing the reset, wait at least

30 µs before attempting to resume communication.

POWER-ON RESET (POR)

When powered on, the internal POR circuit invokes a power-on reset, which performs the equivalent function of

the RESET pin. To ensure a POR, DVDD must start from a level below 750 mV.

Submit Documentation Feedback

Product Folder Links: AMC7812B

AMC7812B Datasheet(PDF) 48 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

AMC7812B Datasheet(HTML) 48 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL