A40MX02 datasheet(63/142 Pages) MICROSEMI

63 / 142 page

40MX and 42MX FPGA Families

Re vi s i on 11

1 - 59

CMOS Output Module Timing5

tDLH

Data-to-Pad HIGH

3.4

3.8

5.5

6.4

9.0

tDHL

Data-to-Pad LOW

4.1

4.5

4.2

5.0

7.0

tENZH

Enable Pad Z to HIGH

3.7

4.1

4.6

5.5

7.6

tENZL

Enable Pad Z to LOW

4.1

4.5

5.1

6.1

8.5

tENHZ

Enable Pad HIGH to Z

6.9

7.6

8.6

10.2

14.2

tENLZ

Enable Pad LOW to Z

7.5

8.3

9.4

11.1

15.5

tGLH

G-to-Pad HIGH

5.8

6.5

7.3

8.6

12.0

tGHL

G-to-Pad LOW

5.8

6.5

7.3

8.6

12.0

tLSU

I/O Latch Set-Up

0.7

0.8

0.9

1.0

1.4

tLH

I/O Latch Hold

0.0

tLCO

I/O Latch Clock-to-Out

(Pad-to-Pad), 64 Clock Loading

8.7

9.7

10.9

12.9

18.0

tACO

Array Clock-to-Out

(Pad-to-Pad),

64 Clock Loading

12.2

13.5

15.4

18.1

25.3

dTLH

Capacity Loading, LOW to HIGH

0.04

0.05

0.06

0.08 ns/pF

dTHL

Capacity Loading, HIGH to LOW

0.05

0.06

0.07

0.10 ns/pF

Table 1-33 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)

(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

–3 Speed

–2 Speed

–1 Speed

Std Speed

–F Speed

Units

Parameter / Description

Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.

Notes:

1. For dual-module macros, use tPD1 + tRD1 + tPDn, tCO + tRD1 + tPDn, or tPD1 + tRD1 + tSUD, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for

estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules

can be obtained from the Timer utility.

4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External

setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external

PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. Delays based on 35 pF loading.

A40MX02 Datasheet(PDF) 63 Page - Microsemi Corporation

A40MX02 Datasheet(HTML) 63 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL