| Electronic Components Datasheet Search |
|
A40MX02 Datasheet(PDF) 85 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
A40MX02 Datasheet(HTML) 85 Page - Microsemi Corporation |
|
85 / 142 page ![]() 40MX and 42MX FPGA Families Re vi s i on 11 1 - 81 Input Module Predicted Routing Delays2 tIRD1 FO = 1 Routing Delay 2.8 3.1 3.5 4.1 5.7 ns tIRD2 FO = 2 Routing Delay 3.2 3.5 4.1 4.8 6.7 ns tIRD3 FO = 3 Routing Delay 3.7 4.1 4.7 5.5 7.7 ns tIRD4 FO = 4 Routing Delay 4.2 4.6 5.3 6.2 8.7 ns tIRD8 FO = 8 Routing Delay 6.1 6.8 7.7 9.0 12.6 ns Global Clock Network tCKH Input LOW to HIGH FO = 32 FO = 635 4.6 5.0 5.1 5.6 5.7 6.3 6.7 7.4 9.3 10.3 ns ns tCKL Input HIGH to LOW FO = 32 FO = 635 5.3 6.8 5.9 7.6 6.7 8.6 7.8 10.1 11.0 14.1 ns ns tPWH Minimum Pulse Width HIGH FO = 32 FO = 635 2.5 2.8 2.7 3.1 3.1 3.5 3.6 4.1 5.1 5.7 ns ns tPWL Minimum Pulse Width LOW FO = 32 FO = 635 2.5 2.8 2.7 3.1 3.1 3.5 3.6 4.1 5.1 5.7 ns ns tCKSW Maximum Skew FO = 32 FO = 635 1.0 1.0 1.2 1.2 1.3 1.3 1.5 1.5 2.2 2.2 ns ns tSUEXT Input Latch External Set-Up FO = 32 FO = 635 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 ns ns tHEXT Input Latch External Hold FO = 32 FO = 635 4.0 4.6 4.4 5.2 5.0 5.9 5.9 6.9 8.2 9.6 ns ns tP Minimum Period (1/fMAX) FO = 32 FO = 635 9.2 9.9 10.2 11.0 11.1 12.0 12.7 13.8 21.2 23.0 ns ns fMAX Maximum Datapath Frequency FO = 32 FO = 635 108 100 98 91 90 83 79 73 47 44 MHz MHz TTL Output Module Timing5 tDLH Data-to-Pad HIGH 3.6 4.0 4.5 5.3 7.4 ns tDHL Data-to-Pad LOW 4.2 4.6 5.2 6.2 8.6 ns tENZH Enable Pad Z to HIGH 3.7 4.2 4.7 5.5 7.7 ns tENZL Enable Pad Z to LOW 4.1 4.6 5.2 6.1 8.5 ns tENHZ Enable Pad HIGH to Z 7.34 8.2 9.3 10.9 15.3 ns Table 1-39 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C) –3 Speed –2 Speed –1 Speed Std Speed –F Speed Parameter / Description Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units Notes: 1. For dual-module macros, use tPD1 + tRD1 + tPDn, tCO + tRD1 + tPDn, or tPD1 + tRD1 + tSUD, whichever is appropriate. 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance. 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility. 4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time. 5. Delays based on 35 pF loading. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |