HMS81032TL datasheet(30/77 Pages) HYNIX

30 / 77 page

HMS81004E/08E/16E/24E/32E

JUNE 2001 Ver 1.00

The operation within data memory (RAM)

ASL, BIT, DEC, INC, LSR, ROL, ROR

Example; Addressing accesses the address 0135H regard-

less of G-flag and RPR.

983501

INC

!0135H

←ROM[135H]

(5) Indexed Addressing

X indexed direct page (no offset)

→

→ {X}

In this mode, a address is specified by the X register.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA, XMA

Example; X=15H, G=1, RPR=01H

LDA

{X}

;ACC

←RAM[X].

X indexed direct page, auto increment

→

→ {X}+

In this mode, a address is specified within direct page by

the X register and the content of X is increased by 1.

LDA, STA

Example; G=0, X=35H

LDA

{X}+

X indexed direct page (8 bit offset)

→

→ dp+X

This address value is the second byte (Operand) of com-

mand plus the data of

-register. And it assigns the mem-

ory in Direct page.

ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA

STY, XMA, ASL, DEC, INC, LSR, ROL, ROR

Example; G=0, X=0F5H

C645

LDA

45H+X

0F100H

data

135H

0F102H

0F101H

data+1

→ data

address: 0135

data

115H

0E550H

data

→ A

data

35H

data

→ A

36H

→ X

data

3AH

0E551H

data

→ A

0E550H

45H+0F5H=13AH

HMS81032TL Datasheet(PDF) 30 Page - Hynix Semiconductor

HMS81032TL Datasheet(HTML) 30 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL