Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 171 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 171 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 167Page - Zilog, Inc. Z80 Datasheet HTML 168Page - Zilog, Inc. Z80 Datasheet HTML 169Page - Zilog, Inc. Z80 Datasheet HTML 170Page - Zilog, Inc. Z80 Datasheet HTML 171Page - Zilog, Inc. Z80 Datasheet HTML 172Page - Zilog, Inc. Z80 Datasheet HTML 173Page - Zilog, Inc. Z80 Datasheet HTML 174Page - Zilog, Inc. Z80 Datasheet HTML 175Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 171 / 330 page
background image
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

Figure 60.
CPU-to-DMA Read Cycle Requirements
The DMA As Bus Master
Sequential Transfers
In sequential transfer and transfer/search operations, which both have the
same timing, data is latched onto the bus by the rising edge of the RD sig-
nal, with standard timing this is the falling edge of T3. Data is held on the
data bus across the boundary between read and write cycles, through the
end of the following write cycle. The DMA data bus drivers become active
when RD becomes inactive.
Figure 61 illustrates the timing for memory-to-I/O port transfers, and
Figure 62 illustrates I/O-to-memory transfers. Memory-to-memory and I/O
to-I/O transfer timings are simply permutations of these diagrams.
The default timing uses three clock cycles for memory transactions and
four clock cycles for I/O transactions, which include one automatically
inserted wait cycle between T2 and T3. If the CE/WAIT line is pro-
grammedtoserve as a WAIT line during the DMA’s active state, it is sam-
pled on the falling edge of T2 for memory transactions and the falling edge
of TW for I/O transactions. If CE/WAIT is Low during this time, another T-
cycle is added, during which time the CE/WAIT line is again sampled. The
duration of transactions can thus be indefinitely extended.
CLK
CE
IORQ
WR
D7–D0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com