Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 181 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 181 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 177Page - Zilog, Inc. Z80 Datasheet HTML 178Page - Zilog, Inc. Z80 Datasheet HTML 179Page - Zilog, Inc. Z80 Datasheet HTML 180Page - Zilog, Inc. Z80 Datasheet HTML 181Page - Zilog, Inc. Z80 Datasheet HTML 182Page - Zilog, Inc. Z80 Datasheet HTML 183Page - Zilog, Inc. Z80 Datasheet HTML 184Page - Zilog, Inc. Z80 Datasheet HTML 185Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 181 / 330 page
background image
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

search (Figure 69). The action on BUSREQ is thus somewhat delayed from
action on the RDY line. The DMA always completes the current byte oper-
ation in an orderly fashion before releasing the bus.
Figure 69.
Bus Release on Not Ready (Burst Mode)
By contrast, BUSREQ is not released in Continuous mode when RDY goes
inactive. Instead, the DMA idles after completing the current byte opera-
tion, awaiting an active RDY again.
Figure 70, Figure 71, and Figure 72 review the relationship between the
Ready line going inactive and the state of the other lines for each mode of
operation, assuming a search-only of memory using standard Z80 timing.
The timing for Ready coming active is discussed under Bus Request. RDY
is sampled on the rising edge of CLK in the last clock cycle of each read or
write cycle. It is a level-sample, not an edge-sample. RDY can go inactive
prior to the completion of the last byte operation without disturbing that
operation. At the end of that operation, the BUSREQ and BAI lines go
High in Byte or Burst mode according to Figure 68 and Figure 71. The bus
control lines MREQ,IORQ,RD,and WR, also remain High in Byte and
Burst mode during an inactive RDY, with both the address and data buses
tristated.
The Continuous mode (Figure 72) is different because the address bus
holds the pre incremented address for the next byte throughout the time
that RDY is inactive. This address is immediately available when RDY
comes active again.
BUSREQ
RDY
DMA
Inactive
Active
Inactive
CLK
Current Byte
Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com