Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 263 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 263 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 259Page - Zilog, Inc. Z80 Datasheet HTML 260Page - Zilog, Inc. Z80 Datasheet HTML 261Page - Zilog, Inc. Z80 Datasheet HTML 262Page - Zilog, Inc. Z80 Datasheet HTML 263Page - Zilog, Inc. Z80 Datasheet HTML 264Page - Zilog, Inc. Z80 Datasheet HTML 265Page - Zilog, Inc. Z80 Datasheet HTML 266Page - Zilog, Inc. Z80 Datasheet HTML 267Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 263 / 330 page
background image
Z80 CPU Peripherals
User Manual
UM008101-0601
Serial Input/Output
243
WR0
Pointer 5
Status affects vector (Channel B
only). Transmit CRC Enable should
be set when first non-sync data is
sent to Z80 SIO. Need several sync
characters in the beginning of
message. Transmitter is fully
initialized.
WR5
Request To Send, Transmit Enable, Bisync
CRC, transmit character length first Sync
Byte To SIO
Idle Mode
Execute Halt Instruction or some other
program
Waiting for interrupt or WAIT/
READY output to transfer data.
Data Transfer and
Status Monitoring
When Interrupt (WAIT/READY) occurs:
Interrupt Occurs (Wait/ready
Becomes Active) When first data
byte is being sent, Wait Mode allows
CPU block transfer from memory to
SIO; Ready Mode allows DMA
block transfer from memory to SIO.
The DMA chip can be programmed
to capture special control characters
(by examining only the bits that
specify ASCII or EBCDIC control
characters), and interrupt CPU.
• Include/Exclude data byte from CRC
Accumulation (in SIO)
• Transfer data byte from CPU (or
memory) to SIO
• Detect and set appropriate flags for
control characters (in CPU)
• Reset Tx Underrun/EOM Latch WR0 if
last character of message is detected
• Update pointers and parameters (CPU)
Return from Interrupt
If Error Condition Or Status Change
Occurs:
Tx Underrun/EOM indicates either
Transmit Underrun (sync character
being sent) or end of message (CRC-
16 being sent).
• Transfer RR0 to CPU
• Execute Error Routine
• Return From Interrupt
Termination
Redefine Interrupt Modes, Update Modem
Control outputs (for example, turn off
RTS)
Program should gracefully terminate
message
Disable Transmit Mode
Table 6. Bisync Transmit Mode (Continued)
Function
Typical Program Steps
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com