Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 266 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 266 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 262Page - Zilog, Inc. Z80 Datasheet HTML 263Page - Zilog, Inc. Z80 Datasheet HTML 264Page - Zilog, Inc. Z80 Datasheet HTML 265Page - Zilog, Inc. Z80 Datasheet HTML 266Page - Zilog, Inc. Z80 Datasheet HTML 267Page - Zilog, Inc. Z80 Datasheet HTML 268Page - Zilog, Inc. Z80 Datasheet HTML 269Page - Zilog, Inc. Z80 Datasheet HTML 270Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 266 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Serial Input/Output
246
insertion of sync characters when there is no data to send. CRC is not
calculated on the automatically inserted sync characters. When the CPU
detects the end of message, a Reset Transmit Underrun/EOM command
can be issued. This action allows CRC to be sent when the transmitter has
no data. In this case, the Z80 SIO sends CRC, followed by sync charac-
ters, to terminate the message.
There is no restriction as to when in the message the Transmit Underrun/
EOM bit can be reset. If Reset is issued after the first data character has
been loaded, the 16-bit CRC is Sent and followed by sync characters the
first time the transmitter has no data to send. Because of the Transmit
Underrun condition, an External/Status interrupt is generated whenever the
Transmit Underrun/EOM bit becomes set.
In the case of sync insertion, an interrupt is generated only after the first
automatically inserted sync character has been loaded. The status indicates
the Transmit Underrun/ EOM bit and the Transmit Buffer Empty bit are set.
In the case of CRC insertion, the Transmit Underrun/EOM bit is set and the
Transmit Buffer Empty bit is reset while CRC is being sent. When CRC has
been completely sent, the Transmit Buffer Empty status bit is set and an
interrupt is generated to indicate to the CPU that another message can begin
(this interrupt occurs because CRC has been sent and sync has been
loaded). If no more messages are to be sent, the program can terminate
transmission by resetting RTS, and disabling the transmitter (WR5, D3).
Pad characters may be sent by setting the Z80 SIO to eight bits/transmit
character and writing FF to the transmitter while sending CRC. Alterna-
tively, the sync characters can be redefined as pad characters during this
time. The following example clarifies this point.
1. The Z80 SIO interrupts with the Transmit Buffer Empty bit set.
2. The CPU recognizes that the last character (ETX) of the message has
already been sent to the Z80 SIO by examining the internal program
status.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com