| Electronic Components Datasheet Search |
|
DP83256 Datasheet(PDF) 30 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83256 Datasheet(HTML) 30 Page - National Semiconductor (TI) |
|
30 / 144 page ![]() 30 Functional Description (Continued) INTERFACE ACTIVATION The Primary PMD Interface is always enabled The Alternate PMD Interface is enabled by programming a PLAYERa register bit To enable the interface writea1to the APMDEN bit in the APMDREG register The interface is off by default and should be left that way unless it is being used It will also probably be necessary to enable the Transmit Clocks when using the Alternate PMD Interface The Trans- mit Clocks (TXC) are enabled by writing a 1 to the TXCE bit in the CGMREG register The transmit clocks are disabled by default and should be left that way unless it is being used Note that when the Alternate PMD Interface is active the Primary PMD Interface can not be used without the Alter- nate PMD Interface connections Also note that the Long Internal Loopback (LILB) can not be used when the Alter- nate PMD Interface is activated 30 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |