Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DP83256 Datasheet(PDF) 56 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83256
Description  PLAYERa??Device (FDDI Physical Layer Controller)
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83256 Datasheet(HTML) 56 Page - National Semiconductor (TI)

Back Button DP83256 Datasheet HTML 52Page - National Semiconductor (TI) DP83256 Datasheet HTML 53Page - National Semiconductor (TI) DP83256 Datasheet HTML 54Page - National Semiconductor (TI) DP83256 Datasheet HTML 55Page - National Semiconductor (TI) DP83256 Datasheet HTML 56Page - National Semiconductor (TI) DP83256 Datasheet HTML 57Page - National Semiconductor (TI) DP83256 Datasheet HTML 58Page - National Semiconductor (TI) DP83256 Datasheet HTML 59Page - National Semiconductor (TI) DP83256 Datasheet HTML 60Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 144 page
background image
50 Registers (Continued)
512 RECEIVE CONDITION MASK REGISTER A (RCMRA)
The Receive Condition Mask Register A allows the user to dynamically select which events will generate an interrupt
The Receive Condition A bit (RCA) of the Interrupt Condition Register (ICR) will be set to 1 when one or more bits within the
Receive Condition Register A (RCRA) is set to 1 and the corresponding mask bit(s) in this register is also set to 1
Since this register is cleared (ie set to 0) during the reset process all interrupts are initially masked
ACCESS RULES
ADDRESS
READ
WRITE
0Bh
Always
Always
D7
D6
D5
D4
D3
D2
D1
D0
LSUPIM
LSCM
NTM
NLSM
MLSM
HLSM
QLSM
NSDM
Bit
Symbol
Description
D0
NSDM
NO SIGNAL DETECT MASK
The mask bit for the No Signal Detect bit (NSD) of the Receive Condition Register A
(RCRA)
D1
QLSM
QUIET LINE STATE MASK
The mask bit for the Quiet Line State bit (QLS) of the Receive Condition Register A
(RCRA)
D2
HLSM
HALT LINE STATE MASK
The mask bit for the Halt Line State bit (HLS) of the Receive Condition Register A
(RCRA)
D3
MLSM
MASTER LINE STATE MASK
The mask bit for the Master Line State bit (MLS) of the Receive Condition Register
A (RCRA)
D4
NLSM
NOISE LINE STATE MASK
The mask bit for the Noise Line State bit (NLS) of the Receive Condition Register A
(RCRA)
D5
NTM
NOISE THRESHOLD MASK
The mask bit for the Noise Threshold bit (NT) of the Receive Condition Register A
(RCRA)
D6
LSCM
LINE STATE CHANGE MASK
The mask bit for the Line State Change bit (LSC) of the Receive Condition
Register A (RCRA)
D7
LSUPIM
LINE STATE UNKNOWN AND PHY INVALID MASK
The mask bit for the Line State Unknown and PHY Invalid
bit (LSUPI) of the Receive Condition Register A (RCRA)
56



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com