Electronic Components Datasheet Search
  English  ▼

X  

AT94K Datasheet(PDF) 21 Page - ATMEL Corporation

Part # AT94K
Description  5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT94K Datasheet(HTML) 21 Page - ATMEL Corporation

Back Button AT94K Datasheet HTML 17Page - ATMEL Corporation AT94K Datasheet HTML 18Page - ATMEL Corporation AT94K Datasheet HTML 19Page - ATMEL Corporation AT94K Datasheet HTML 20Page - ATMEL Corporation AT94K Datasheet HTML 21Page - ATMEL Corporation AT94K Datasheet HTML 22Page - ATMEL Corporation AT94K Datasheet HTML 23Page - ATMEL Corporation AT94K Datasheet HTML 24Page - ATMEL Corporation AT94K Datasheet HTML 25Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 192 page
background image
21
AT94K Series FPSLIC
Rev. 1138F–FPSLI–06/02
FPGA/AVR Interface and System Control
The FPGA and AVR share a flexible interface which allows for many methods of system
integration.
•
Both FPGA and AVR share access to the 15 ns dual-port SRAM.
•
The AVR data bus interfaces directly into the FPGA busing resources, effectively treating
the FPGA as a large I/O device. Users have complete flexibility on the types of additional
peripherals which are placed and routed inside the FPGA user logic.
•
Up to 16 decoded address lines are provided into the FPGA.
•
Up to 16 interrupts are available from the FPGA to the AVR.
•
The AVR can reprogram the FPGA during operation to create a dynamic reconfigurable
system (Cache Logic).
FPGA/AVR
Interface–
Memory-mapped
Peripherals
The FPGA core can be directly accessed by the AVR core, see Figure 18. Four memory loca-
tions in the AVR memory map are decoded into 16 select lines (8 for AT94K05) and are
presented to the FPGA along with the AVR 8-bit data bus. The FPGA can be used to create
additional custom peripherals for the AVR microcontroller through this interface. In addition
there are 16 interrupt lines (8 for AT94K05) from the FPGA back into the AVR interrupt control-
ler. Programmable peripherals or regular logic can use these interrupt lines. Full support for
programmable peripherals is available within the System Designer tool suite.
Figure 18. FPGA/AVR Interface: Interrupts and Addressing
The FPGA I/O selection is controlled by the AVR. This is described in detail beginning on
page 53. The FPGA I/O interrupts are described beginning on page 57.
EMBEDDED
FPGA CORE
EMBEDDED
AVR CORE
ADDRESS
DECODER
4:16
DECODE
Up to 16 Memory-mapped
Decoded Address
Lines from 4 I/O Memory
Space Addresses
I/O Memory Address Bus
FPGAIORE
FPGAIOWE
Up to 16 Interrupt Lines from FPGA to AVR – Various Priority Levels
8-bit Bi-directional Data Bus
8-bit
Data Out
8-bit
Data In



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com