AT94K datasheet(40/192 Pages) ATMEL

40 / 192 page

AT94K Series FPSLIC

Rev. 1138F–FPSLI–06/02

Pin Descriptions

Supply voltage

GND

Ground

PortD (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal programmable pull-up resistors. The Port

D output buffers can be programmed to sink/source either 6 or 20 mA (SCR54 – see “System

Control Register – FPGA/AVR” on page 30). As inputs, Port D pins that are externally pulled

Low will source current if the programmable pull-up resistors are activated.

The Port D pins are input with pull-up when a reset condition becomes active, even if the clock

is not running. On lower pin count packages Port D may not be available. Check the Pin List

for details.

PortE (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal programmable pull-up resistors. The Port

E output buffers can be programmed to sink/source either 6 or 20 mA (SCR55 – see “System

Control Register – FPGA/AVR” on page 30). As inputs, Port E pins that are externally pulled

Low will source current if the pull-up resistors are activated.

Port E also serves the functions of various special features. See Table 46 on page 149.

The Port E pins are input with pull-up when a reset condition becomes active, even if the clock

is not running

RX0

Input (receive) to UART(0) – See SCR52

TX0

Output (transmit) from UART(0) – See SCR52

RX1

Input (receive) to UART(1) – See SCR53

TX1

Output (transmit) from UART(1) – See SCR53

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

CLS

Clear Signed Test Flag

← 0S

SEV

Set Two’s Complement Overflow

← 1V

CLV

Clear Two’s Complement Overflow

← 0V

SET

Set T in SREG

← 1T

CLT

Clear T in SREG

← 0T

SEH

Set Half-carry Flag in SREG

← 1H

CLH

Clear Half-carry Flag in SREG

← 0H

NOP

No Operation

None

SLEEP

Sleep

(See specific description for Sleep)

None

WDR

Watchdog Reset

(See specific description for WDR)

None

BREAK

Break

For on-chip debug only

None

N/A

Instruction Set Summary (Continued)

Mnemonics

Operands

Description

Operation

Flags

#Clock

AT94K Datasheet(PDF) 40 Page - ATMEL Corporation

AT94K Datasheet(HTML) 40 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL