Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5502 Datasheet(PDF) 169 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5502
Description  Fixed-Point Digital Signal Processor
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5502 Datasheet(HTML) 169 Page - Texas Instruments

Back Button TMS320VC5502 Datasheet HTML 165Page - Texas Instruments TMS320VC5502 Datasheet HTML 166Page - Texas Instruments TMS320VC5502 Datasheet HTML 167Page - Texas Instruments TMS320VC5502 Datasheet HTML 168Page - Texas Instruments TMS320VC5502 Datasheet HTML 169Page - Texas Instruments TMS320VC5502 Datasheet HTML 170Page - Texas Instruments TMS320VC5502 Datasheet HTML 171Page - Texas Instruments TMS320VC5502 Datasheet HTML 172Page - Texas Instruments TMS320VC5502 Datasheet HTML 173Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 169 / 189 page
background image
www.ti.com
5.16
Host-Port Interface Timings
5.16.1
HPI Read and Write Timings
TMS320VC5502
Fixed-Point Digital Signal Processor
SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004
Table 5-43 and Table 5-44 assume testing over recommended operating conditions (see Figure 5-39 through
Figure 5-44).
Table 5-43. HPI Read and Write Timing Requirements
(1) (2) (3)
VC5502-200
VC5502-300
NO.
UNIT
MIN
MAX
H9
tsu(HASL-DSL)
Setup time, HPI.HAS low before DS falling edge
5
ns
H10
th(DSL-HASL)
Hold time, HPI.HAS low after DS falling edge
2
ns
H11
tsu(HAD-HASL)
Setup time, HAD valid before HPI.HAS falling edge
5
ns
H12
th(HASL-HAD)
Hold time, HAD valid after HPI.HAS falling edge
5
ns
H13
tw(DSL)
Pulse duration, DS low
15
ns
H14
tw(DSH)
Pulse duration, DS high
2P
ns
H15
tsu(HAD-DSL)
Setup time, HAD valid before DS falling edge
5
ns
H16
th(DSL-HAD)
Hold time, HAD valid after DS falling edge
5
ns
H17
tsu(HD-DSH)
Setup time, HD valid before DS rising edge
5
ns
H18
th(DSH-HD)
Hold time, HD valid after DS rising edge
0
ns
H37
tsu(HCSL-DSL)
Setup time, HCS low before DS falling edge
0
ns
H38
th(HRDYH-DSL)
Hold time, DS low after HRDY rising edge
0
ns
(1)
P = (Divider1 Ratio)/(CPU Clock Frequency) in ns. For example, when running parts at 300 MHz with the fast peripheral domain at 1/2
the CPU clock frequency, use P = 2/300 MHz = 6.66 ns.
(2)
DS refers to logical OR of HCS, HDS1, and HDS2. HD refers to HPI Data Bus. HDS refers to HDS1 or HDS2. HAD refers to HCNTL0,
HCNTL1, HPI.HBIL, and HR/W.
(3)
A host must not initiate transfer requests until the HPI has been brought out of reset, see Section 3.8, Host-Port Interface (HPI), for
more details.
169
Specifications



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com