Electronic Components Datasheet Search
  English  ▼

X  

PM6344 Datasheet(PDF) 194 Page - PMC-Sierra, Inc

Part # PM6344
Description  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 Datasheet(HTML) 194 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 190Page - PMC-Sierra, Inc PM6344 Datasheet HTML 191Page - PMC-Sierra, Inc PM6344 Datasheet HTML 192Page - PMC-Sierra, Inc PM6344 Datasheet HTML 193Page - PMC-Sierra, Inc PM6344 Datasheet HTML 194Page - PMC-Sierra, Inc PM6344 Datasheet HTML 195Page - PMC-Sierra, Inc PM6344 Datasheet HTML 196Page - PMC-Sierra, Inc PM6344 Datasheet HTML 197Page - PMC-Sierra, Inc PM6344 Datasheet HTML 198Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 194 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
181
range between 4 bit/s and 20 kbit/s. RDLSIG[x] is generated on the falling edge
of RDLCLK[x]. For the diagram shown above, the SRSMFP and SRCMFP
register bits are set to logic 0. The timing with respect to RCLKO[x] shown here
is valid only if the RCLKOSEL bit is set to logic 0.
Figure 11
- TS16 Transmit Datalink Interface
TDLCLK[x]
TDLSIG[x]
TDP/TDD[x]
TDN[x]
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Bit 8
1
2
34
567
0
8
9
1011 12 1314 1516
15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
14
Time Slots
BTPCM[x] 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
1
2
34
567
0
8
9
1011 1213 14 1516 17
CCS data collected over 32 timeslots
and inserted into TS16
When Common Channel Signaling (CCS) data sourced from TDLSIG[x] is
selected (DLEN=1, SIGEN=0 and TXDMASIG=0), TDLCLK[x] is active,
producing one cycle every 4 time slots, aligned to the incoming BTPCM[x]. The
data on TDLSIG[x] is sampled on the rising edge of TDLCLK[x] and put directly
into TS16 on the outgoing data stream.
Figure 12
- TS0 Transmit Datalink Interface
BTCLK[x]
BTPCM[x]
Timeslot 31
1
78
7 8
67
1 2 3 45
8
1 2 3 4 5
6 781 2 3 4
12 3 45 6 78
NFAS, Timeslot 0
FAS, Timeslot 0
52
TDLCLK[x]
TDLSIG[x]
Don't Care
Don't Care
4 5 678
When the TS0 maintenance datalink is active (DLEN=0 or SIGEN=1,
TXDMASIG=0, at least one TXSAxEN bit is a logic 1), the data presented on
TDLSIG[x] is inserted into the National Use bits of the NFAS frames. A clock
pulse is generated on TDLCLK[x] for each National Use bit on TDLSIG[x] which
has the associated enable (TXSAxEN, x=4 to 8) set to logic 1. If the enable is



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com