Electronic Components Datasheet Search
  English  ▼

X  

PM6344 Datasheet(PDF) 197 Page - PMC-Sierra, Inc

Part # PM6344
Description  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 Datasheet(HTML) 197 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 193Page - PMC-Sierra, Inc PM6344 Datasheet HTML 194Page - PMC-Sierra, Inc PM6344 Datasheet HTML 195Page - PMC-Sierra, Inc PM6344 Datasheet HTML 196Page - PMC-Sierra, Inc PM6344 Datasheet HTML 197Page - PMC-Sierra, Inc PM6344 Datasheet HTML 198Page - PMC-Sierra, Inc PM6344 Datasheet HTML 199Page - PMC-Sierra, Inc PM6344 Datasheet HTML 200Page - PMC-Sierra, Inc PM6344 Datasheet HTML 201Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 197 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
184
Figure 16
- ELSTBYP=1, SRSMFP=1, SRCMFP=1, BRXSMFP=1,
BRXCMFP=0
12 3456 78
AB C D
12 3456 78123456 78
ABC D
123456 7812 3 456 78
Timeslot 31
Timeslot 0
Timeslot 1
Timeslot 31
Timeslot 0
RCLKO[x]
BRFPO[x]
BRPCM[x]
BRSIG[x]
RFP[x]
Undefined
Undefined
Undefined
ABC D
Undefined
The Receive Backplane is configured to generate single-rail formatted data with
frame alignment indication and with the ELST bypassed (ELSTBYP=1). The
Receive Options register is programmed to SRSMFP=1 and SRCMFP=1, the
Receive Backplane Options register is programmed to BRXSMFP=1 and
BRXCMFP=0. In this case, the backplane output signals are timed off of the
output clock RCLKO[x] instead of the input clock BRCLK. RFP marks (though
offset by 3 bits) the start of each signaling multiframe, and the start of each CRC
multiframe.
Figure 17
- Receive Channel Interface
RCLKO[x]
RDLSIG[x] 1 2 34567 8 1 2 3456 7 8 1 2 3456 78
1 2 3456 7 8
12 3456 78
Timeslot 31
Timeslot 0
Timeslot 1
Timeslot 31
Timeslot 0
RFP[x]
RDLCLK[x]
Don't Care
Don't Care
The RFRACE1 bit in the Datalink Options register is set to logic 1. The CH[1]
and CH[31] register bits in the Channel Select registers are set to logic 1 and the
CH[0] register bit is set to logic 0. Channels 1 and 31 are presented on
RDLSIG[x]. RDLCLK[x] is gapped so that it is only active for the channels with
the associated CH[x] bit set. As shown here, the SRCMFP and SRSMFP bits in
the Receive Options register are set to logic 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com