Electronic Components Datasheet Search
  English  ▼

X  

VDP3108 Datasheet(PDF) 29 Page - Micronas

Part # VDP3108
Description  Single-Chip Video Processor
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRONAS [Micronas]
Direct Link  http://www.micronas.com
Logo MICRONAS - Micronas

VDP3108 Datasheet(HTML) 29 Page - Micronas

Back Button VDP3108 Datasheet HTML 25Page - Micronas VDP3108 Datasheet HTML 26Page - Micronas VDP3108 Datasheet HTML 27Page - Micronas VDP3108 Datasheet HTML 28Page - Micronas VDP3108 Datasheet HTML 29Page - Micronas VDP3108 Datasheet HTML 30Page - Micronas VDP3108 Datasheet HTML 31Page - Micronas VDP3108 Datasheet HTML 32Page - Micronas VDP3108 Datasheet HTML 33Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 61 page
background image
ADVANCE INFORMATION
VDP 3108
MICRONAS INTERMETALL
29
Name
Default
Function
Mode
Number
of bits
I2C Sub
address
1e
8
r
measurement adc status and fast blank input status
measurement status register
bit [0]
0/1
tube measurement active / complete
bit [2:1]
white drive measurement cycle
00
red
01
green
10
blue
11
reserved
bit [3]
0/1
picture measurement active / complete
bit [4]
0/1
fast blank input low / high (static)
bit [5]
1
fast blank input negative transition
(reset at read)
bit [7:6]
reserved
–
PMS
32
8
w
fast blank interface mode
bit [0]
0
fast blank from FBLIN pin
1
force internal fast blank signal to high
bit [1]
0/1
fast blank active high/low
bit [2]
0
clmpref
1
bit [7:3]
reserved
–
FBMD
DISPLAY PROCESSOR – TIMING
6f
9
w v
vertical blanking start
bit [8:0]
0..511
first line of vertical blanking
305
VBST
73
9
w v
vertical blanking stop
bit [8:0]
0..511
last line of vertical blanking
25
VBSO
6b
9
w v
start of active video
bit [8:0]
0..511
first line of active video
30
AVST
DISPLAY PROCESSOR – HORIZONTAL DEFLECTION
67
9
w v
adjustable delay from front sync to PLL2
adjust analog and digital RGB
bit [8:0]
–256..+255 +/– 8
µsec
–141
POFS2
63
9
w v
adjustable delay from fly back to PLL2
adjust horizontal position for analog RGB picture
bit [8:0]
–256..+255 +/– 8
µsec
0
POFS3
7e
9
w v
adjustable delay from fly back to main sync
adjust horizontal position for digital picture
bit [8:0]
allowed values ?
120
HPOS
17
8
w/r
start of horizontal blanking
bit [7:0]
0..255
0..th
1
HBST
16
8
w/r
end of horizontal blanking
bit [7:0]
0..255
0..th
48
HBSO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com