TMS320C51 datasheet(65/87 Pages) TI

65 / 87 page

TMS320C5x, TMS320LC5x

DIGITAL SIGNAL PROCESSORS

SPRS030A – APRIL 1995 – REVISED APRIL 1996

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

INSTRUCTION ACQUISITION (IAQ), INTERRUPT ACKNOWLEDGE (IACK),

EXTERNAL FLAG (XF), AND TOUT (SEE NOTE 6)

switching characteristics over recommended operating conditions [H = 0.5tc(CO)] (see Figure 20)

PARAMETER

’320C5x-40

’320C5x-57

’320LC5x-40

’320LC5x-50

’320C5x-80

’320C5x-100

’320LC5x-80

UNIT

MIN

MAX

MIN

MAX

tsu(AV-IQL)

Setup time, address valid before IAQ low †

H–12‡

H–9‡

th(IQL-AV)

Hold time, address valid after IAQ low

H–10‡

H–7‡

tw(IQL)

Pulse duration, IAQ low

H–10‡

H–7‡

td(CO-TU)

Delay time, CLKOUT1 falling edge to TOUT

–6

tsu(AV-IKL)

Setup time, address valid before IACK low §

H–12‡

H–9‡

th(IKL-AV)

Hold time, address valid after IACK low

H–10‡

H–7‡

tw(IKL)

Pulse duration, IACK low

H–10‡

H–7‡

tw(TUH)

Pulse duration, TOUT high

2H – 12

2H – 9

td(CO-XFV)

Delay time, XF valid after CLKOUT1

† IAQ goes low during an instruction acquisition. It goes low only on the first cycle of the read when wait states are used. The falling edge should

be used to latch the valid address. The AVIS bit in the PMST register must be set to zero for the address to be valid when the instruction being

addressed resides in on-chip memory.

‡ Valid only if the external address reflects the current instruction activity (that is, code is executing on chip with no external bus cycles and AVIS

is on or code is executing off chip)

§ IACK goes low during the fetch of the first word of the interrupt vector. It goes low only on the first cycle of the read when wait states are used.

Address pins A1 – A4 can be decoded at the falling edge to identify the interrupt being acknowledged. The AVIS bit in the PMST register must

be set to zero for the address to be valid when the vectors reside in on-chip memory.

NOTE 6: IAQ pin is not present on 100-pin packages.

IACK pin is not present on 100-pin and 128-pin packages.

TMS320C51 Datasheet(PDF) 65 Page - Texas Instruments

TMS320C51 Datasheet(HTML) 65 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL