Electronic Components Datasheet Search
  English  ▼

X  

TMS320C51 Datasheet(PDF) 11 Page - Texas Instruments

Part # TMS320C51
Description  DIGITAL SIGNAL PROCESSORS
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320C51 Datasheet(HTML) 11 Page - Texas Instruments

Back Button TMS320C51 Datasheet HTML 7Page - Texas Instruments TMS320C51 Datasheet HTML 8Page - Texas Instruments TMS320C51 Datasheet HTML 9Page - Texas Instruments TMS320C51 Datasheet HTML 10Page - Texas Instruments TMS320C51 Datasheet HTML 11Page - Texas Instruments TMS320C51 Datasheet HTML 12Page - Texas Instruments TMS320C51 Datasheet HTML 13Page - Texas Instruments TMS320C51 Datasheet HTML 14Page - Texas Instruments TMS320C51 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 87 page
background image
TMS320C5x, TMS320LC5x
DIGITAL SIGNAL PROCESSORS
SPRS030A – APRIL 1995 – REVISED APRIL 1996
11
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
Pin Functions for Devices in the PZ Package (Continued)
SIGNAL
TYPE
DESCRIPTION
TDM SERIAL PORT INTERFACE
TDR
I
TDM serial receive-data input
TDX
O/Z
TDM serial transmit-data output. In high-impedance state when not transmitting
TCLKR
I
TDM serial receive-data clock input
TCLKX
I/O/Z
TDM serial transmit-data clock. Internal or external source
TFSR / TADD
I/O/Z
TDM serial receive-frame-synchronization input. In the TDM mode, TFSR / TADD is used to output /
input the address of the port
TFSX / TFRM
I
TDM serial transmit-frame-synchronization signal. Internal or external source. In the TDM mode,
TFSX / TFRM becomes TFRM, the TDM frame sync.
EMULATION/JTAG INTERFACE
TDI
I
JTAG-test-port scan data input
TDO
O/Z
JTAG-test-port scan data output
TMS
I
JTAG-test-port mode select input
TCK
I
JTAG-port clock input
TRST
I
JTAG-port reset (with pull-down resistor). Disables JTAG when low
EMU0
I/O/Z
Emulation control 0. Reserved for emulation use
EMU1 / OFF
I/O/Z
Emulation control 1. Puts outputs in high-impedance state when low
CLOCK GENERATION AND CONTROL (SEE NOTE 2)
X1
O
Oscillator output
X2 / CLKIN
I
Clock/oscillator input (PLL clock input for ’C56)
CLKIN2
I
Clock input (PLL clock input for ’C50, ’C51, ’C52, ’C53, ’C53S)
CLKMD1, CLKMD2,
CLKMD3
I
Clock-mode select inputs
CLKOUT1
O/Z
Device system-clock output
POWER SUPPLY CONNECTIONS
VDDA
S
Supply connection, address-bus output
VDDD
S
Supply connection, data-bus output
VDDC
S
Supply connection, control output
VDDI
S
Supply connection, internal logic
VSSA
S
Supply connection, address-bus output
VSSD
S
Supply connection, data-bus output
VSSC
S
Supply connection, control output
VSSI
S
Supply connection, internal logic
LEGEND:
I = Input
O = Output
S = Supply
Z = High impedance
NOTE 2: CLKIN2 pin is replaced by CLKMD3 pin on ’LC56 devices.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com