Electronic Components Datasheet Search
  English  ▼

X  

TMS320C51 Datasheet(PDF) 18 Page - Texas Instruments

Part # TMS320C51
Description  DIGITAL SIGNAL PROCESSORS
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320C51 Datasheet(HTML) 18 Page - Texas Instruments

Back Button TMS320C51 Datasheet HTML 14Page - Texas Instruments TMS320C51 Datasheet HTML 15Page - Texas Instruments TMS320C51 Datasheet HTML 16Page - Texas Instruments TMS320C51 Datasheet HTML 17Page - Texas Instruments TMS320C51 Datasheet HTML 18Page - Texas Instruments TMS320C51 Datasheet HTML 19Page - Texas Instruments TMS320C51 Datasheet HTML 20Page - Texas Instruments TMS320C51 Datasheet HTML 21Page - Texas Instruments TMS320C51 Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 87 page
background image
TMS320C5x, TMS320LC5x
DIGITAL SIGNAL PROCESSORS
SPRS030A – APRIL 1995 – REVISED APRIL 1996
18
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
architecture
The ’C5x’s advanced Harvard-type architecture maximizes the processing power by maintaining two separate
memory bus structures, program and data, for full-speed execution. Instructions support data transfers between
the two spaces. This architecture permits coefficients stored in program memory to be read into the RAM,
eliminating the need for a separate coefficient ROM. The ’C5x architecture also makes available immediate
instructions and subroutines based on computed values. Increased throughput on the ’C5x for many DSP
applications is accomplished using single-cycle multiply/accumulate instructions with a data-move option, up
to eight auxiliary registers with a dedicated arithmetic unit, a parallel logic unit, and faster I/O necessary for
data-intensive signal processing. The architectural design emphasizes overall speed, communication, and
flexibility in processor configuration. Control signals and instructions provide floating-point support,
block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations
as shown in the functional block diagram.
Table 3 explains the symbols that are used in the functional block diagram.
Table 3. Symbols Used in Functional Block Diagram
SYMBOL
DESCRIPTION
SYMBOL
DESCRIPTION
ABU
Auto-buffering unit
IFR
Interrupt-flag register
ACCB
Accumulator buffer
IMR
Interrupt-mask register
ACCH
Accumulator high
INDX
Indirect-addressing-index register
ACCL
Accumulator low
IR
Instruction register
ALU
Arithmetic logic unit
MCS
Microcall stack
ARAU
Auxiliary-register arithmetic unit
MUX
Multiplexer
ARB
Auxiliary-register pointer buffer
PAER
Block-repeat-address end register
ARCR
Auxiliary-register compare register
PASR
Block-repeat-address start register
ARP
Auxiliary-register pointer
PC
Program counter
ARR
Address-receive register (ABU)
PFC
Prefetch counter
AR0–AR7
Auxiliary registers
PLU
Parallel logic unit
AXR
Address-transmit register (ABU)
PMST
Processor-mode-status register
BKR
Receive-buffer-size register (ABU)
PRD
Timer-period register
BKX
Transmit-buffer-size register (ABU)
PREG
Product register
BMAR
Block-move-address register
RPTC
Repeat-counter register
BRCR
Block-repeat-counter register
SARAM
Single-access RAM
BSP
Buffered serial port
SFL
Left shifter
C
Carry bit
SFR
Right shifter
CBER1
Circular buffer 1 end address
SPC
Serial-port interface-control register
CBER2
Circular buffer 2 end address
ST0,ST1
Status registers
CBSR1
Circular buffer 1 start address
TCSR
TDM channel-select register
CBSR2
Circular buffer 2 start address
TCR
Timer-control register
DARAM
Dual-access RAM
TDM
Time-division-multiplexed serial port
DBMR
Dynamic bit manipulation register
TDXR
TDM data transmit register
DP
Data memory page pointer
TIM
Timer-count register
DRR
Serial-port data receive register
TRAD
TDM received-address register
DXR
Serial-port data transmit register
TRCV
TDM data-receive register
GREG
Global memory allocation register
TREG0
Temporary register for multiplication
HPI
Host port interface
TREG1
Temporary register for dynamic shift count
HPIAH
HPI-address register (high bytes)
TREG2
Temporary register used as bit pointer in dynamic-bit test
HPIAL
HPI-address register (low bytes)
TRTA
TDM receive-/transmit-address register
HPICH
HPI-control register (high bytes)
TSPC
TDM serial-port-control register
HPICL
HPI-control register (low bytes)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com