Electronic Components Datasheet Search
  English  ▼

X  

PC87303 Datasheet(PDF) 76 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87303
Description  PC87303VUL SuperI/OTM Sidewinder Lite Floppy Disk Controller, Keyboard Controller, Real-Time Clock, Dual UARTs, IEEE 1284 Parallel Port, and IDE Inter
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87303 Datasheet(HTML) 76 Page - National Semiconductor (TI)

Back Button PC87303 Datasheet HTML 72Page - National Semiconductor (TI) PC87303 Datasheet HTML 73Page - National Semiconductor (TI) PC87303 Datasheet HTML 74Page - National Semiconductor (TI) PC87303 Datasheet HTML 75Page - National Semiconductor (TI) PC87303 Datasheet HTML 76Page - National Semiconductor (TI) PC87303 Datasheet HTML 77Page - National Semiconductor (TI) PC87303 Datasheet HTML 78Page - National Semiconductor (TI) PC87303 Datasheet HTML 79Page - National Semiconductor (TI) PC87303 Datasheet HTML 80Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 114 page
background image
70 Parallel Port (Continued)
The software must write zero to bits 0 1 and 3 of the CTR
register before accessing the EPP registers since the pins
controlled by these bits are controlled by hardware during
EPP access Once these bits are written with zero the soft-
ware may issue multiple EPP access cycles The software
must set bit 7 of the PTR register to 1 if bit 5 of CTR is to
control direction
To meet the EPP 19 specifications the software should
change direction (bit 5 of CTR) only when bit 7 of STR is 1
(ie change direction at EPP Idle Phase as defined in the
IEEE 1284 document)
When bit 7 of PTR is 0 EPP cycles to the external device
are generated by invoking read or write cycles to the EPP
When bit 7 of PTR is 1
1 Reading an EPP register during forward direction (bit 5 of
CTR is 0) is allowed only in EPP 17 It returns the register
latched value (not the PD0 – 7 pins’ value) and does not
generate an EPP read cycle
2 Writing to an EPP register during backward direction (bit 5
of CTR is 1) updates the register data and does not gen-
erate an EPP write cycle
EPP 17 Address Write
The following procedure selects a peripheral device or reg-
ister See also
Figure 7-1
1 The host writes a byte to the EPP address register WR
goes low to latch D0 – D7 into the address register The
latch drives the address register onto PD0 – 7 and the
EPP pulls WRITE low
2 The EPP pulls ASTRB low to indicate that data has been
sent
3 If WAIT is low during the host write cycle IOCHRDY
goes low
When WAIT goes high the EPP pulls IOCHRDY high
4 When IOCHRDY goes high it causes WR to go high If
WAIT is high during the host write cycle then the EPP
does not pull IOCHRDY to low
5 When WR goes high it causes the EPP to pull WRITE
and ASTRB to high
Only when WRITE and ASTRB are high can the EPP
change PD0 – 7
TLC12074 – 31
FIGURE 7-1 EPP 17 Address Write
EPP 17 Address Read
The following procedure reads from the address register
See also
Figure 7-2
1 The host reads a byte from the EPP address register RD
goes low to gate PD0 – 7 into D0 – 7
2 The EPP pulls ASTRB low to signal the peripheral to
start sending data
3 If WAIT is low during the host read cycle then the EPP
pulls IOCHRDY low
When WAIT goes high the EPP stops pulling IOCHRDY
to low
4 When IOCHRDY goes high it causes RD to go high if
WAIT is high during the host read cycle then the EPP
does not pull IOCHRDY to low
5 When RD goes high it causes the EPP to pull ASTRB
high
Only when ASTRB is high can the EPP change PD0 – 7
After ASTRB goes high the EPP puts D0 – 7 in TRI-
STATE
TLC12074 – 32
FIGURE 7-2 EPP 17 Address Read
EPP 17 Data Write and Data Read
This procedure writes to the selected peripheral device or
register See also
Figure 7-3
An EPP 17 data write operation is similar to the EPP 17
address write operation and an EPP 17 data read opera-
tion is similar to the EPP 17 address read operation except
that the data strobe (DSTRB signal) and a data register
replace the address strobe (ASTRB signal) and the address
register respectively
EPP Zero Wait State (ZWS) Address WriteRead Opera-
tion (both 17 and 19)
The following procedure performs a short write to the se-
lected peripheral device or register
ZWS should be configured as follows bit 5 of FCR is 1 and
bit 6 of FCR is 0
1 The host writes a byte to the EPP address register WR
goes low to latch D0 – 7 into the data register The latch
drives the data register onto PD0 – 7
76



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com