VT6516 datasheet(53/73 Pages) ETC

53 / 73 page

VIA Technologies, Inc.

Preliminary VT6516 Datarsheet

-53-

8AH

port 5 VLAN ID

PORT5_VID [5:0]

R/W

8CH

port 6 VLAN ID

PORT6_VID [5:0]

R/W

8EH

port 7 VLAN ID

PORT7_VID [5:0]

R/W

90H

port 8 VLAN ID

PORT8_VID [5:0]

R/W

92H

port 9 VLAN ID

PORT9_VID [5:0]

R/W

94H

port 10 VLAN ID

PORT10_VID [5:0]

R/W

96H

port 11 VLAN ID

PORT11_VID [5:0]

R/W

98H

port 12 VLAN ID

PORT12_VID [5:0]

R/W

9AH

port 13 VLAN ID

PORT13_VID [5:0]

R/W

9CH

port 14 VLAN ID

PORT14_VID [5:0]

R/W

9EH

port 15 VLAN ID

PORT15_VID [5:0]

R/W

A0-

A1H

Server Port Mask

The SRV_PM is used only when VLAN is enabled. As the VLAN

feature is enabled (i.e. all port VID’s are valid (non-zero)), the

behavior is described for the following scenarios:

A broadcast or lookup-miss packet will be forwarded to the ports of

same VLAN ID. If CPU_FWD_CFG[0]=1, the broadcast packet will

also be forwarded to CPU port.

A unicast packet destined to different VLAN will be forwarded to

CPU port if VLAN_FWD_CFG[0]=1.

A unicast packet destined to another port in the same VLAN will be

forwarded in a unicast manner.

The SRV_PM should be set for the Server ports that respond to carry

cross VLAN packets. It is recommended that all packets from the

Server stations have not any embedded VID. Only the cross VLAN

packets through the Server ports (the corresponding SRV_PM bits

are on) within different VLAN domain must carry VID.

In the source-MAC learning procedure, for packets with tagged

VID, the corresponding forwarding table entry will have NOT the

tagging bit on to make the outgoing packets destined to it with VID

tagged. All valid forwarding table entries should have non-zero

VID.

SRV_PM

[15:0]

R/W

A2H

VLAN related forwarding configuration

This register bit is used to enable those packets destined to a

different VLAN also to be forwarded to the CPU port.

This scenario happens when the following conditions hold

simultaneously:

The destination MAC address is found in forwarding table (lookup

hit), and this entry is not static. Note that if the entry is static, its

priority is highest and the destination ports are fully determined by

the port mask field in the entry so that forwarding to CPU is not

necessary.

The source VID differs from the destination VID.

VLAN_FWD_

CFG

[0]

R/W

4.6 Registers of PHY Control Module

* Base Address: 1800H

VT6516 Datasheet(PDF) 53 Page - List of Unclassifed Manufacturers

VT6516 Datasheet(HTML) 53 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datasheet Download

Link URL