Electronic Components Datasheet Search
  English  ▼

X  

VT6516 Datasheet(PDF) 14 Page - List of Unclassifed Manufacturers

Part # VT6516
Description  16/12 PORT 10/1000 ASE T/TX
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

VT6516 Datasheet(HTML) 14 Page - List of Unclassifed Manufacturers

Back Button VT6516 Datasheet HTML 10Page - List of Unclassifed Manufacturers VT6516 Datasheet HTML 11Page - List of Unclassifed Manufacturers VT6516 Datasheet HTML 12Page - List of Unclassifed Manufacturers VT6516 Datasheet HTML 13Page - List of Unclassifed Manufacturers VT6516 Datasheet HTML 14Page - List of Unclassifed Manufacturers VT6516 Datasheet HTML 15Page - List of Unclassifed Manufacturers VT6516 Datasheet HTML 16Page - List of Unclassifed Manufacturers VT6516 Datasheet HTML 17Page - List of Unclassifed Manufacturers VT6516 Datasheet HTML 18Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 73 page
background image
VIA Technologies, Inc.
Preliminary VT6516 Datarsheet
-14-
PIN DESCRIPTIONS
No.
Name
Type
Description
SDRAM Interface
See Ball
Table
MD[63:0]
I/O
SDRAM Data:
64-bit SDRAM data bus. These signals connect directly to the data
input/output pins of the SDRAM devices.
See Ball
Table
MA[11:0]
O
SDRAM Address Bus:
12-bit SDRAM data bus. These signals connect directly to the address
input of the SDRAM devices.
See Ball
Table
BA[1:0]
O
Bank Identifier for Bank 0 and 1:
See Ball
Table
RAS
[1:0]
O
Row Address Strobes for Bank 0 and 1:
DRAM row address strobes. RAS [0] is used for Bank 0. RAS [1] is used
for Bank 1.
See Ball
Table
CAS
[1:0]
O
Column Address Strobes for Bank 0 and 1:
DRAM column address strobes. CAS [0] is used for Bank 0. CAS [1] is
used for Bank 1.
See Ball
Table
DWE
[1:0]
O
DRAM Write Enable for Bank 0 and 1:
See Ball
Table
DCS
[3:0]
O
DRAM Chip Select:
VT-3061A supports at most 4 SDRAM DIMM modules.
SRAM Interface
See Ball
Table
SD[31:0]
I/O
SRAM Data:
32-bit SRAM data bus. These signals connect directly to the data
input/output pins of the SRAM devices.
See Ball
Table
SA[17:0]
O
SRAM Address Bus:
18-bit SDRAM data bus. These signals connect directly to the address
input of the SDRAM devices.
See Ball
Table
SCS
[4:0]
O
SRAM Chip Select:
SRAM Type
Chip Select Pins
Address Pins
----------------
----------------------
------------------
32KBx32
SCS[0] & SA[15]
SA[14:0]
64KBx32
SCS[0] & SA[16]
SA[15:0]
128KBx32
SCS[0] & SA[17]
SA[16:0]
256KBx32
SCS[0]
SA[17:0]
See Ball
Table
SADS
[1:0]
O
Synchronous Processor Address Status
See Ball
Table
SOE
[1:0]
O
Output Enable
See Ball
Table
SWE
[1:0]
O
SRAM Write Enable:
Miscellaneous Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com