Electronic Components Datasheet Search
  English  ▼

X  

LPC47M182 Datasheet(PDF) 128 Page - SMSC Corporation

Part # LPC47M182
Description  ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M182 Datasheet(HTML) 128 Page - SMSC Corporation

Back Button LPC47M182 Datasheet HTML 124Page - SMSC Corporation LPC47M182 Datasheet HTML 125Page - SMSC Corporation LPC47M182 Datasheet HTML 126Page - SMSC Corporation LPC47M182 Datasheet HTML 127Page - SMSC Corporation LPC47M182 Datasheet HTML 128Page - SMSC Corporation LPC47M182 Datasheet HTML 129Page - SMSC Corporation LPC47M182 Datasheet HTML 130Page - SMSC Corporation LPC47M182 Datasheet HTML 131Page - SMSC Corporation LPC47M182 Datasheet HTML 132Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 223 page
background image
Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05)
128
SMSC LPC47M182
DATASHEET
Table 7.16 – GPIO Summary
DEFAULT
FUNCTION
ALT FUNC 1
ALT FUNC 2
PWR WELL
PCI
RESET
VCC POR
VTR POR
PME/EETI
nCDC_DWN
_ENAB
GP24
-
VTR
-
-
Input
-
GP10
-
-
VTR
-
-
Input
PME
GP11
-
-
VTR
-
-
Input
PME
GP12
-
-
VTR
-
-
Input
PME
GP13
-
-
VTR
-
-
Input
PME
GP14
-
-
VTR
-
-
Input
PME
GP15
-
-
VTR
-
-
Input
PME
GP16
FAN_TACH1
(Note 1)
-
VTR
-
-
Input
PME
GP17
FAN_TACH2
(Note 1)
-
VTR
-
-
Input
PME
DDCSDA_5V
GP20
EETI0
VTR
Note 1
-
-
Hi-Z
PME/EETI
DDCSCL_5V
GP21
EETI1
VTR
Note 1
-
-
Hi-Z
PME/EETI
DDCSDA_3V
GP22
-
VTR
Note 1
-
-
Hi-Z
PME
DDCSCL_3V
GP23
-
VTR
Note 1
-
-
Hi-Z
PME
Note 1:
When DDC functions are selected, these pins require external pull-ups to appropriate voltages.
7.27.2 Description
Each GPIO port has a 1-bit data register and an 8-bit configuration control register. The data register for
each GPIO port is represented as a bit in one of the 8-bit GPIO DATA Registers, GP1 to GP2. The bits in
these registers reflect the value of the associated GPIO pin as follows. Pin is an input: The bit is the value
of the GPIO pin. Pin is an output: The value written to the bit goes to the GPIO pin. Latched on read and
write. All of the GPIO registers are located in the GPIO/Runtime Register logical device (see “GPIO
Runtime Registers” section when LD_NUM=0 and “Runtime Register Block Runtime Registers” section
when LD_NUM=1).
The GPIO ports with their alternate functions and configuration state register
addresses are listed in Table 7.17.
Table 7.17 – General Purpose I/O Port Assignments
DEFAULT
FUNCTION
ALT. FUNC. 1
ALT. FUNC. 2
DATA
REGISTER
1
DATA
REGISTER
BIT NO.
GPIO
RUNTIME
REGISTER
OFFSET
(HEX)
nCDC_DWN_ENAB
GP24
-
0
GP10
-
-
1
GP11
-
-
2
GP12
-
-
3
GP13
-
-
4
GP14
-
-
5
GP15
-
-
6
GP16
FAN_TACH1
-
GP1
7
15
GP17
FAN_TACH2
-
GP2
0
16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com