Electronic Components Datasheet Search
  English  ▼

X  

LPC47M182 Datasheet(PDF) 129 Page - SMSC Corporation

Part # LPC47M182
Description  ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M182 Datasheet(HTML) 129 Page - SMSC Corporation

Back Button LPC47M182 Datasheet HTML 125Page - SMSC Corporation LPC47M182 Datasheet HTML 126Page - SMSC Corporation LPC47M182 Datasheet HTML 127Page - SMSC Corporation LPC47M182 Datasheet HTML 128Page - SMSC Corporation LPC47M182 Datasheet HTML 129Page - SMSC Corporation LPC47M182 Datasheet HTML 130Page - SMSC Corporation LPC47M182 Datasheet HTML 131Page - SMSC Corporation LPC47M182 Datasheet HTML 132Page - SMSC Corporation LPC47M182 Datasheet HTML 133Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 223 page
background image
Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
SMSC LPC47M182
129
Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05)
DATASHEET
DEFAULT
FUNCTION
ALT. FUNC. 1
ALT. FUNC. 2
DATA
REGISTER
1
DATA
REGISTER
BIT NO.
GPIO
RUNTIME
REGISTER
OFFSET
(HEX)
DDCSDA_5V
GP20
EETI0
1
DDCSCL_5V
GP21
EETI1
2
DDCSDA_3V
GP22
-
3
DDCSCL_3V
GP23
-
4
Reserved
-
-
7:5
Note 1:
The GPIO Data and Configuration Registers are located in GPIO/Runtime Register block at the offset
shown from the GPIO/Runtime Register Block logical device base address.
7.27.3 GPIO Control
Each GPIO port has an 8-bit control register that controls the behavior of the pin. (See “GPIO Runtime
Registers” section when LD_NUM=0 and “Runtime Register Block Runtime Registers” section when
LD_NUM=1).
Each GPIO port may be configured as either an input or an output. If the pin is configured as an output, it
can be programmed as open-drain or push-pull. Inputs and outputs can be configured as non-inverting or
inverting. Bit[0] of each GPIO Configuration Register determines the port direction, bit[1] determines the
signal polarity, and bit[7] detemines the output driver type select.
The Polarity Bit (bit 1) of the GPIO control registers control the GPIO pin when the pin is configured for the
GPIO function and when the pin is configured for the alternate function for all pins, with the exception of
the either edge triggered interrupts and DDC functions.
The basic GPIO configuration options are summarized in Table 7.18.
Table 7.18 – GPIO Configuration Summary
SELECTED
FUNCTION
DIRECTION
BIT
POLARITY
BIT
DESCRIPTION
B0
B1
0
0
Pin is a non-inverted output.
0
1
Pin is an inverted output.
1
0
Pin is a non-inverted input.
GPIO
1
1
Pin is an inverted input.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com