MFC2000 datasheet(311/426 Pages) ETC

311 / 426 page

Hardware Description

MFC 2000 Multifunctional Peripheral Controller 2000

100723A

Conexant

16-13

Address:

Bit 15

Bit 14

Bit 13

Bit 12

Bit 11

Bit 10

Bit 9

Bit 8

Default:

USBEP4Hold

(R)

$01FF85C9

EP4 Fifo Holding Register

Reset Value

00h

Read Value

00h

Address:

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Default:

USBEP4Hold

(R)

$01FF85C8

EP4 Fifo Holding Register

Reset Value

00h

Read Value

00h

Bits 15-0: Endpoint FIFO Holding Register

Address:

Bit 15

Bit 14

Bit 13

Bit 12

Bit 11

Bit 10

Bit 9

Bit 8

Default:

USBEP4Ctrl

(R/W)

$01FF85CB

Fifo Enabled

(Read Only)

Data

Request

(Read Only)

Fifo Ready

Fifo DMA Threshold

Fifo Output Pointer

Reset Value

00h

Read Value

00h

Address:

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Default:

USBEP4Ctrl

(R/W)

$01FF85CA

unused

Holding

Byte Present Fifo Data Quantity

Fifo Input Pointer

Reset Value

00h

Read Value

00h

Bit 15:

This bit indicates that the FIFO is active and capable of generating

DMA requests. This bit generally follows the setting of the LCL_ENB

input signal except the FIFO Enabled register bit will remain asserted

if the LCL_ENB input signal is set to false while the FIFO is executing

a DMA transfer. In this case, the register bit will remain set for the

duration of the DMA transfer and then become cleared.

Bit 14:

This bit is similar to the DMA_REQ signal except that it is not blocked

when DMA_TC0 is set. It indicates that the programmed threshold has

been met or exceeded and that the FIFO requires data transfers either

by enabling hardware DMA through DMA_TC0 or by executing

software DMA cycles.

Bit 13:

This bit indicates that the FIFO can accept data transfers to/from the

local logic. This bit is low when the data direction is into the local logic

and the FIFO is empty or when the data direction is out of the local

logic and the FIFO is full.

Bit 12-10:

This bit field indicates at which point the FIFO should issue a DMA

request. It is compared with the FIFO Data Quantity bit field to

determine when this should occur. Legal values are from 1 to 4. A

value of zero causes no data transfers to occur. Values greater than 4

are treated as 4.

Bit 9-8:

This bit field indicates which byte of the FIFO quad halfword structure

is the next to be used as output data.

Bit 7:

Not used

Bit 6:

This bit indicates that there is a full word in the holding register.

MFC2000 Datasheet(PDF) 311 Page - List of Unclassifed Manufacturers

MFC2000 Datasheet(HTML) 311 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL