| Electronic Components Datasheet Search |
|
MFC2000 Datasheet(PDF) 124 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
MFC2000 Datasheet(HTML) 124 Page - List of Unclassifed Manufacturers |
|
124 / 426 page ![]() MFC2000 Multifunctional Peripheral Controller 2000 Hardware Description 4-94 Conexant 100723A Address: cscontenb Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Default: DMA Count Enable (DMACntConfig) $xx81C5 Not Used Not Used Not Used Not Used Not Used DMA 12 Count Enable DMA 11 Count Enable DMA 10 Count Enable Rst. Value 07h Read Value 07h Address:cscontenb Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default: DMA Count Enable (DMACntConfig) $xx81C4 DMA 9 Count Enable DMA 8 Count Enable DMA 7 Count Enable DMA 6 Count Enable DMA 5 Count Enable DMA 4 Count Enable DMA 1 Count Enable Not Used Rst. Value FEH Read Value FEH • DMA Address Count Enable Control. The Count Enable control bit allows the user to enable address Count after each DMA access. If the Count Enable control bit is not set the address will remain fixed. Address: cscontenb Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Default: DMA Endian Control (DMAEndian) $xx81C7 Not Used Not Used Not Used DMA 12 Endian Control DMA 11 Endian Control DMA 10 Endian Control DMA 9 Endian Control DMA 8 Endian Control Rst. Value 00h Read Value 00h Address:cscontenb Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default: DMA Endian Control (DMAEndian) $xx81C6 DMA 7 Endian Control DMA 6 Endian Control DMA 5 Endian Control DMA 4 Endian Control DMA 3 Endian Control DMA 2 Endian Control DMA 1 Endian Control Not Used Rst. Value 00H Read Value 00H • DMA Address Endian Control. If the Endian Control Bit is set to a 1, the data structure will be changed between the Little Endian mode and the Big Endian mode. The current data structure The changed data structure address 00: Byte 0 !" address 11: Byte 0 address 01: Byte 1 !" address 10: Byte 1 address 02: Byte 2 !" address 01: Byte 2 address 03: Byte 3 !" address 00: Byte 3 For DMA 1 (the external DMA channel) and DMA 2 (programmed as external DMA channel), this endian control can’t be used for accessing external memory (the associated bit needs to be set to 0). If the external I/O device tries to get/put data from/to internal memory or registers, this endian control can be used with no problem. For example, if the external print ASIC tries to get data from the internal bit rotation block through DMA 2, this endian control can be used with no problem. If the external print ASIC tries to get data from the external memory through DMA 2, this endian control can’t be used. In this case, the right endian structure should be prepared when the data is put into the external memory through the other process and DMA channels. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |