| Electronic Components Datasheet Search |
|
MFC2000 Datasheet(PDF) 122 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
MFC2000 Datasheet(HTML) 122 Page - List of Unclassifed Manufacturers |
|
122 / 426 page ![]() MFC2000 Multifunctional Peripheral Controller 2000 Hardware Description 4-92 Conexant 100723A Address:ch9csbs Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Default: DMA9 Transfer Block Size Reg. (DMA9BlockSize) $xx81BF Channel 9 Enable = 1 Not Used Not Used Not Used Upper four bits of the Block Size counter Rst. Value 00h Read Value 00h Address:ch9csbs Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default: DMA9Transfer Block Size Reg. (DMA9BlockSize) $xx81BE Low Byte Value for the Bi-level resolution conversion logic Block Size Counter Rst. Value 00h Read Value 00h • DMA Channel 9 Block Size Limit Counter • block size of DMA channel 9 (bytes) − Unlimited block size (block size = ∞ ): bit[11:0] of the DMA9BlockSize register = 000h Limited block size (block size = 1 - 4095) • The Block Size counter will decrement regardless of the DMA Address counter’s activity. The block size register content is 0000h when the block size limit is reached. • Writing to this register will also clear the bi-level resolution conversion interrupt. Bit 15: Channel 9 Enable is cleared when the block size limit is reached, and must be set, (enabled) after a new block size is entered. The new block size can only be written when this bit is 0. Address: Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Default: DMA6/10 Throttle (DMA6/10Throttle) $01FF81BD Throttle Ch. Select 0= Ch. 6 1= Ch. 10 Throttle Value bit 14 Throttle Value bit 13 Throttle Value bit 12 Throttle Value bit 11 Throttle Value bit 10 Throttle Value bit 9 Throttle Value bit 8 Rst. Value 00h Read Value 00h Address: Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default: DMA6/10 Throttle (DMA6/10Throttle) $01FF81BC Throttle Value bit 7 Throttle Value bit 6 Throttle Value bit 5 Throttle Value bit 4 Throttle Value bit 3 Throttle Value bit 2 Throttle Value bit 1 Throttle Value bit 0 Rst. Value 00h Read Value 00h • Throttle Value (TV) = 1-32767 (TV= 0; disables Throttle Function) Throttle Value (TV) allows 1 DMA access every “TV*SIUCLK” time period. • DMA Channel 6 OR 10 Throttle Control: This register is loadable while the DMA is active. Write to this register will reset the throttle timer. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |