MFC2000 datasheet(118/426 Pages) ETC

118 / 426 page

MFC2000 Multifunctional Peripheral Controller 2000

Hardware Description

4-88

Conexant

100723A

Address:ch1cscntl

Bit 15

Bit 14

Bit 13

Bit 12

Bit 11

Bit 10

Bit 9

Bit 8

Default:

DMA 1 Configuration

(DMA0config)

$xx8183

DMAACK1

Delay-off

0=normal

1=delay ½

SIUCLK

cycle

Not Used

Rst. Value

00h

Read

Value 00h

Address:ch1cscntl

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Default:

DMA 1 Configuration

(DMA0config)

$xx8182

Read = 1

Write = 0

Enable

0 = disable

1 = enable

Not Used

Count By

0=byte

1=halfword

Rst. Value

00h

Read

Value 00h

Bit 0:

Sets byte or halfword data access to match external devices.

Bit 6:

This bit controls the channel enable

Bit 7:

This bit controls the external data direction

Bit 15:

Setting this bit to a 1 will extend the external DMAACK ½ SIUCLK

cycle so that it may be used as a chip select.

Address:ch2cscnt

Bit 15

Bit 14

Bit 13

Bit 12

Bit 11

Bit 10

Bit 9

Bit 8

Default:

DMA 2 Configuration

(DMA2config)

$xx81B3

DMAACK2

Delay-off

0 = normal

1 = delay

half SIUCLK

cycle (Write

Only)

Not Used

BRB to

Memory,

Data

Transfer

(Write Only)

Byte Mode =

½ Word

Mode = 1

Rst. Value

00h

Read

Value 00h

Address:ch2cscnt

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Default:

DMA 2 Configuration

(DMA2config)

$xx81B2

Read = 1

Write = 0

Requested

Device

0=Bit Rot.

1= Ext Mem

0 = Inc

1 = Dec

Count By

1024

Count By

512

Count By

256

Count By

Rst. Value

00H

Read

Value 00h

DMA channel 2 Address Jump, Increment, and Decrement Control. The Count By control bits allows the user to

select how the address is progressed after each DMA access. Only one Count By Bit can be set at a time. If there

are no Count By control bits selected the address will remain fixed.

Bit 15:

If DMAACK2 is used as a select signal (like a chip select), the

extended DMAACK2 may be needed. This ‘DMAACK2 delay-off’ bit

needs to be set to ‘1’ for extending DMAACK2 half SIUCLK cycle.

Bit 9:

This bit controls the source of the DMA Request. If this bit is set to 0

and bit 6 is set to 0, a external support chip must be used to provide

an external DMA Request for transferring printer data. If an external

device is not used, the Bit Rotation Block can directly transfer print

data to memory. To operate in this mode bit 9 should be set to 1, bit 6

set to 0, and bit 7 set to 0 for DMA writes to memory. If bit 6 is set to 1,

bit 9 must be set to 0.

MFC2000 Datasheet(PDF) 118 Page - List of Unclassifed Manufacturers

MFC2000 Datasheet(HTML) 118 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL