Electronic Components Datasheet Search
  English  ▼

X  

MFC2000 Datasheet(PDF) 131 Page - List of Unclassifed Manufacturers

Part # MFC2000
Description  Multifunctional Peripheral Controller 2000
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

MFC2000 Datasheet(HTML) 131 Page - List of Unclassifed Manufacturers

Back Button MFC2000 Datasheet HTML 127Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 128Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 129Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 130Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 131Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 132Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 133Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 134Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 135Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 426 page
background image
Hardware Description
MFC 2000 Multifunctional Peripheral Controller 2000
100723A
Conexant
5-5
5.1.3
External Reset (RESETn) and Watchdog Reset
A driver on the AMPFC's RESETn pin provides a reset signal to external devices whenever the internal
Battrtc_RESn or watchdog reset is active (low). This pin also includes an input driver that allows external control
circuitry to reset the CPU and all VDD powered registers (including a power-down SYSIRQ condition). The
external RESETn and internal RESn are also activated when the watchdog timer times out (refer to the watchdog
timer section that follows).
An externally generated reset does not affect the battery powered registers nor DRAM refresh operation.
[CAUTION] Don’t drive the RESETn pin ‘high’ from external. Only drive the RESETn pin ‘low’ to generate the
reset from external and don’t drive the RESETn pin when external reset is not needed.
5.1.4
Power Reset Timing Diagram
The battery and VDD power on reset timing is illustrated in Figure 5-1. The first event shown is the battery voltage
and lockout rising together as battery voltage is applied, followed by BATRSTn going high, and the start up of
XOUT. On the second falling edge of Reset clock after VDD has been applied and PWRDWNn has been driven
high, Battrtc_RESn goes high and approximately eight SIUCLKs are counted as Power-Up Delay 2. At the
completion of eight SIUCLKs, battery lockout is removed allowing access to the BackupConfig register.
Internal clock on
PWRDWNn
Power up
Delay 1
(125-250ms)
Power up
Delay 2 (8 SIUCLKs)
8 SIUCLKs)
(internal) SIUCLK
(internal) Reset
Clock - 125ms
Battery Voltage
Lockout
BATRSTn
VDD
(internal)
Battrtc_RESn
RESETn
(internal) RESn
(internal)
clock enable
Figure 5-3. Power Reset Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com