Electronic Components Datasheet Search
  English  ▼

X  

DA9313 Datasheet(PDF) 18 Page - Dialog Semiconductor

Part # DA9313
Description  High Efficiency Dual Cell Switched Capacitor Divider
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

DA9313 Datasheet(HTML) 18 Page - Dialog Semiconductor

Back Button DA9313 Datasheet HTML 14Page - Dialog Semiconductor DA9313 Datasheet HTML 15Page - Dialog Semiconductor DA9313 Datasheet HTML 16Page - Dialog Semiconductor DA9313 Datasheet HTML 17Page - Dialog Semiconductor DA9313 Datasheet HTML 18Page - Dialog Semiconductor DA9313 Datasheet HTML 19Page - Dialog Semiconductor DA9313 Datasheet HTML 20Page - Dialog Semiconductor DA9313 Datasheet HTML 21Page - Dialog Semiconductor DA9313 Datasheet HTML 22Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 54 page
background image
DA9313
High Efficiency Dual Cell Switched Capacitor Divider
Datasheet
Revision 3.0
07-Apr-2017
CFR0011-120-00
18 of 54
© 2017 Dialog Semiconductor
8
I
2C Control Bus
Figure 6: I
2C Bus Timing
Table 11: I
2C Control Bus Characteristics
Unless otherwise noted, the following is valid for TJ = -40 ºC to +125 ºC
Parameter
Description
Conditions
Min
Max
Unit
tBUF
Bus free time from STOP to
START condition
0.5
µs
Cb
Bus line capacitive load
150
pF
Standard-mode / Fast-mode / Fast-mode Plus
fSCL
Clock frequency @ pin SCL
0 (Note 1)
1000
kHz
tSU_STA
START condition set-up time
0.26
µs
tH_STA
START condition hold time
0.26
µs
tW_CL
Clock LOW duration
0.5
µs
tW_CH
Clock HIGH duration
0.26
µs
tR
Rise time @ pin SCL and SDA
Input requirement
1000
ns
tF
Fall time @ pin SCL and SDA
Input requirement
300
ns
tSU_D
Data set-up time
50
ns
tH_D
Data hold time
0
ns
High-Speed Mode
fCLK_HS
Clock frequency @ pin SCL
0 (Note 1)
3400
kHz
tSU_STA_HS
START condition set-up time
160
ns
tH_STA_HS
START condition hold time
160
ns
tW_CL_HS
Clock LOW duration
160
ns
tW_CH_HS
Clock HIGH duration
60
ns
tR_HS
Rise time @ pin SCL and SDA
Input requirement
160
ns
tF_HS
Fall time @ pin SCL and SDA
Input requirement
160
ns
tSU_D_HS
Data set-up time
10
ns
tH_D_HS
Data hold time
0
ns
tSU_STO_HS
STOP condition set-up time
160
ns
Note 1
Maximum clock period is 38 ms if OTP control I2C_TO_EN is enabled.
SDA
SCL
70%
30%
tF
tR
tBUF
70%
30%
1/fSCL
tSU_STA
tH_STA
tW_CH
tW_CL
tR
tF
tH_D
tSU_D
tSP
P
S
tSU_STO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com