Electronic Components Datasheet Search
  English  ▼

X  

CCG3 Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CCG3
Description  USB Type-C Port Controller
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CCG3 Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CCG3 Datasheet HTML 3Page - Cypress Semiconductor CCG3 Datasheet HTML 4Page - Cypress Semiconductor CCG3 Datasheet HTML 5Page - Cypress Semiconductor CCG3 Datasheet HTML 6Page - Cypress Semiconductor CCG3 Datasheet HTML 7Page - Cypress Semiconductor CCG3 Datasheet HTML 8Page - Cypress Semiconductor CCG3 Datasheet HTML 9Page - Cypress Semiconductor CCG3 Datasheet HTML 10Page - Cypress Semiconductor CCG3 Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 45 page
background image
EZ-PD™ CCG3
Document Number: 002-03288 Rev. *J
Page 7 of 45
The I2C port on SCB 1-3 blocks of EZ-PD CCG3 are not
completely compliant with the I2C specification in the following
aspects:
■ The GPIO cells for SCB 1's I2C port are not overvoltage-tolerant
and, therefore, cannot be hot-swapped or powered up
independently of the rest of the I2C system.
■ Fast-mode Plus has an IOL specification of 20 mA at a VOL of
0.4 V. The GPIO cells can sink a maximum of 8-mA IOL with a
VOL maximum of 0.6 V.
■ Fast-mode and Fast-mode Plus specify minimum Fall times,
which are not met with the GPIO cell; Slow strong mode can
help meet this spec depending on the bus load.
Timer/Counter/PWM Block (TCPWM)
EZ-PD CCG3 has four TCPWM blocks. Each implements a
16-bit timer, counter, pulse-width modulator (PWM), and
quadrature decoder functionality.
GPIO
EZ-PD CCG3 has up to 20 GPIOs (these GPIOs can be
configured for GPIOs, SCB, SBU, and Aux signals) and SWD
pins, which can also be used as GPIOs. The I2C pins from SCB
0 are overvoltage-tolerant.
The GPIO block implements the following:
■ Seven drive strength modes:
❐ Input only
❐ Weak pull-up with strong pull-down
❐ Strong pull-up with weak pull-down
❐ Open drain with strong pull-down
❐ Open drain with strong pull-up
❐ Strong pull-up with strong pull-down
❐ Weak pull-up with weak pull-down
■ Input threshold select (CMOS or LVTTL)
■ Individual control of input and output buffer enabling/disabling
in addition to the drive strength modes
■ Hold mode for latching previous state (used for retaining I/O
state in Deep Sleep mode)
■ Selectable slew rates for dV/dt related noise control to improve
EMI
During power-on and reset, the I/O pins are forced to the disable
state so as not to crowbar any inputs and/or cause excess
turn-on current. A multiplexing network known as a high-speed
I/O matrix is used to multiplex between various signals that may
connect to an I/O pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com