Electronic Components Datasheet Search
  English  ▼

X  

LTC2972 Datasheet(PDF) 60 Page - Linear Technology

Part # LTC2972
Description  2-Channel PMBus Power System Manager Featuring Programmable Power Good Outputs
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2972 Datasheet(HTML) 60 Page - Linear Technology

Back Button LTC2972 Datasheet HTML 56Page - Linear Technology LTC2972 Datasheet HTML 57Page - Linear Technology LTC2972 Datasheet HTML 58Page - Linear Technology LTC2972 Datasheet HTML 59Page - Linear Technology LTC2972 Datasheet HTML 60Page - Linear Technology LTC2972 Datasheet HTML 61Page - Linear Technology LTC2972 Datasheet HTML 62Page - Linear Technology LTC2972 Datasheet HTML 63Page - Linear Technology LTC2972 Datasheet HTML 64Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 112 page
background image
LTC2972
60
2972fa
For more information www.linear.com/LTC2972
MFR_PG_CONFIG
The paged MFR_PG_CONFIG register defines the output operation of the per channel, open-drain, PG[1:0] pins.
Fault signals selected to propagate to the PG pins are independent of their associated fault response masking. The
VOUT overvoltage and VOUT undervoltage fast comparator signals are deglitched by the values set in the VOUT_OV_
FAULT_RESPONSE and VOUT_UV_FAULT_RESPONSE registers respectively, in addition to the deglitching set by the
MFR_PG_CONFIG register. Any programmed deglitching of the VOUT overvoltage and undervoltage signals will be
effectively disabled if the VOUT_EN signal is also propagated to PG[1:0] pins. During a power-on-reset, WDI reset, or
RESTORE_USER_ALL, the PG pins will pull low until the LTC2972 has completed its initialization and all NVM data
has been loaded into operating memory regardless of the MFR_PG_CONFIG register contents. The MFR_PG_CONFIG
register is write protected in both Level 1 and Level 2 protection. The PG pins can also be configured as general pur-
pose outputs allowing the user to directly control the PG pin state with values written to the MFR_PG_GPO register.
The input pin state of the PG pins can be detected by reading the MFR_PADS register.
Figure 20. PG Output Pin Functional Block Diagram
PMBus COMMAND DESCRIPTION
VSENSEPn – VSENSEMn
PGn
3
3
3
3
VOUT_OV_FAULT_LIMIT
VOUT_UV_FAULT_LIMIT
DELAY FROM 0s TO
85.4s (TYP)
DEGLITCH FROM
0ms TO 100ms
DELAY FROM 0s TO
85.4s (TYP)
DEGLITCH FROM
0ms TO 100ms
TON MAX
VIN OV
VIN UV
TEMP OT
TEMP UT
VOUT_OV_FAULT_RESPONSE_DELAY
VOUT_UV_FAULT_RESPONSE_DELAY
MFR_PG_OV_UV_DEGLITCH
MFR_PG_OV_UV_DEGLITCH
VOUT OV
VOUT UV
*SOME DETAILS OMITTED FOR CLARITY, ONLY ONE OF TWO CHANNELS SHOWN
VOUT_EN
2
OUTPUT
LOGIC
MFR_PG_OPERATION
MFR_PG_GPO_FORCE
2972 F20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com