CS5530A datasheet(123/259 Pages) AMD

123 / 259 page

AMD Geode™ CS5530A Companion Device Data Book

123

XpressAUDIO™ Subsystem

Revision 1.1

The bus master transfers data to/from memory

responding to bus master requests from the AC97

interface. At the completion of each PRD, the bus mas-

ter’s next response depends on the settings of the

flags in the PRD.

Example - At the completion of PRD_1 an SMI is gen-

erated because the EOP bit is set while the bus mas-

ter continues on to PRD_2. The address in the PRD

Table Address Register is incremented by 08h and is

now pointing to PRD_3. The SMI Status Register is

read to clear the End of Page status flag. Since Audio

Buffer_1 is now empty, the software can refill it.

At the completion of PRD_2 an SMI is generated

because the EOP bit is set. The bus master then con-

tinues on to PRD_3. The address in the PRD Table

Address Register is incremented by 08h. The DMA

SMI Status Register is read to clear the End of Page

status flag. Since Audio Buffer_2 is now empty, the

software can refill it. Audio Buffer_1 has been refilled

from the previous SMI.

PRD_3 has the JMP bit set. This means the bus mas-

ter uses the address stored in PRD_3 (Address_3) to

locate the next PRD. It does not use the address in the

PRD Table Address Register to get the next PRD.

Since Address_3 is the location of PRD_1, the bus

master has looped the PRD table.

Stopping the bus master can be accomplished by not

reading the SMI Status Register End of Page status

flag. This leads to a second EOP which causes a Bus

Master Error and pauses the bus master. In effect,

once a bus master has been enabled it never needs to

be disabled, just paused. The bus master cannot be

disabled unless the bus master has been paused or

has reached an EOT.

4.7.1.5

AC97 Codec Interface

The CS5530A provides an AC97 Specification Revision

1.3, 2.0, and 2.1 compatible interface. Any AC97 codec

that supports sample rate conversion (SRC) can be used

with the CS5530A. This type of codec allows for a design

which meets the requirements for PC97 and PC98-compli-

ant audio as defined by Microsoft Corporation.

The AC97 codec is the master of the serial interface and

generates the clocks to CS5530A, Figure 4-21 shows the

codec and CS5530A signal connections. For specifications

on the serial interface, refer to the appropriate codec man-

ufacturer’s data sheet.

For PC speaker synthesis, the CS5530A outputs the PC

speaker signal on the PC_BEEP pin which is connected to

the PC_BEEP input of the AC97 codec.

Figure 4-21. AC97 Signal Connections

Codec Configuration/Control Registers

The codec related registers consist of four 32-bit registers:

• Codec GPIO Status Register

• Codec GPIO Control Register

• Codec Status Register

• Codec Command Register

Codec GPIO Status and Control Registers (F3BAR+

Memory Offset 00h and 04h)

The Codec GPIO Status and Control Registers are used

for codec GPIO related tasks such as enabling a codec

GPIO interrupt to cause an SMI.

Codec Status Register (F3BAR+Memory Offset 08h)

The Codec Status Register stores the codec status word. It

updates every valid Status Word slot.

Codec Control Register (F3BAR+Memory Offset 0Ch)

The Codec Control Register writes the control word to the

codec. By writing the appropriate control words to this port,

the features of the codec can be controlled. The contents

of this register are written to the codec during the Control

Word slot.

The bit formats for these registers are given in Table 4-66.

BITCLK

PC_BEEP

SDAT_I

SDAT_O

PC_BEEP

SDATA_IN

SDATA_OUT

AC97

BIT_CLK

24.576MHz

SYNC

External Source

Codec

Geode™

CS5530A I/O

Companion

CS5530A Datasheet(PDF) 123 Page - Advanced Micro Devices

CS5530A Datasheet(HTML) 123 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL