Electronic Components Datasheet Search
  English  ▼

X  

AD9530 Datasheet(PDF) 34 Page - Analog Devices

Part # AD9530
Description  4 CML Output, Low Jitter Clock Generator
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9530 Datasheet(HTML) 34 Page - Analog Devices

Back Button AD9530 Datasheet HTML 30Page - Analog Devices AD9530 Datasheet HTML 31Page - Analog Devices AD9530 Datasheet HTML 32Page - Analog Devices AD9530 Datasheet HTML 33Page - Analog Devices AD9530 Datasheet HTML 34Page - Analog Devices AD9530 Datasheet HTML 35Page - Analog Devices AD9530 Datasheet HTML 36Page - Analog Devices AD9530 Datasheet HTML 37Page - Analog Devices AD9530 Datasheet HTML 38Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 41 page
background image
AD9530
Data Sheet
Rev. 0 | Page 34 of 41
R DIVIDER CONTROL (REGISTER 0x011)
Table 36. Bit Descriptions for R_DIVIDER_CTRL (Default: 0x06)
Bits
Bit Name
Settings
Description
Default
Access
[7:3]
RESERVED
00000b
When writing to Register 0x011, these bits must be 00000b.
00000b
RW
2
REFIN_OVERRIDE_PIN_SEL
Reference input override pin selection.
1b
RW
0
REFIN_INPUT_SEL bit (in this register) controls reference input
selection.
1
REF_SEL pin controls reference input selection. REFA is selected if
the REF_SEL pin is high. REFB is selected if the REF_SEL pin is low.
1
REFIN_INPUT_SEL
Reference input selection.
1b
RW
0
Select REFB input if REFIN_OVERRIDE_PIN_SEL = 0.
1
Select REFA input if REFIN_OVERRIDE_PIN_SEL = 0.
0
REFIN_DIV_RESET
Reference input divider reset (autoclearing). Setting this (self
clearing) bit resets the R divider. This bit is live, meaning
IO_UPDATE is not needed for it to take effect.
0b
W
REFERENCE INPUT A (REGISTER 0x012)
Table 37. Bit Descriptions for REF_A (Default: 0x07)
Bits
Bit Name
Settings
Description
Default
Access
[7:4]
RESERVED
00
When writing to Register 0x012, these bits must be 0x0
0x0
W
[3:2]
REFA_TERM_SEL
Reference A input termination select
01b
RW
00
LVDS mode (100 Ω across the inputs)
01
DC-coupled mode (50 Ω to ground) (default)
10
AC-coupled mode (50 Ω to 0.35 V, internal)
11
DC-coupled high-Z mode
1
REFA_LDO_EN
Reference A enable LDO
1b
RW
0
Disabled
1
Enabled (default)
0
REFA_EN
Reference A enable
1b
RW
0
Disabled
1
Enabled (default)
REFERENCE INPUT B (REGISTER 0x013)
Table 38. Bit Descriptions for REF_B (Default: 0x06)
Bits
Bit Name
Settings
Description
Default
Access
[7:4]
RESERVED
00
When writing to Register 0x013, these bits must be 0x0
0x0
W
[3:2]
REFB_TERM_SEL
Reference B input termination select
01b
RW
00
LVDS mode (100 Ω across the inputs)
01
DC-coupled mode (50 Ω to ground) (default)
10
AC-coupled mode (50 Ω to 0.35 V, internal)
11
DC-coupled high-Z mode
1
REFB_LDO_EN
Reference B enable LDO
1b
RW
0
Disabled
1
Enabled (default)
0
REFB_EN
Reference B enable
0b
RW
0
Disabled (default)
1
Enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com