AD9530 datasheet(2/41 Pages) AD

2 / 41 page

AD9530

Data Sheet

Rev. 0 | Page 2 of 41

TABLE OF CONTENTS

Features .............................................................................................. 1

Applications....................................................................................... 1

General Description ......................................................................... 1

Functional Block Diagram .............................................................. 1

Revision History ............................................................................... 3

Specifications..................................................................................... 4

Supply Voltage and Temperature Range.................................... 4

Supply Current.............................................................................. 4

Power Dissipation......................................................................... 5

REFA and REFB Input Characteristics...................................... 6

PLL Characteristics ...................................................................... 7

PLL Digital Lock Detect .............................................................. 7

Clock Outputs (Internal Termination Disabled) ..................... 7

Clock Outputs (Internal Termination Enabled)....................... 8

Clock Output Absolute Time Jitter (Low Loop

Bandwidth).................................................................................... 9

Clock Output Absolute Time Jitter (High Loop

Bandwidth).................................................................................. 10

RESET and REF_SEL Pins ........................................................ 10

LD Pin .......................................................................................... 10

Serial Control Port ..................................................................... 10

Absolute Maximum Ratings.......................................................... 12

Thermal Resistance .................................................................... 12

ESD Caution................................................................................ 12

Pin Configuration and Function Descriptions........................... 13

Typical Performance Characteristics ........................................... 15

Terminology .................................................................................... 17

Theory of Operation ...................................................................... 18

Detailed Functional Block Diagram ........................................ 18

Overview...................................................................................... 18

Configuration of the PLL .......................................................... 18

Reset Modes ................................................................................ 21

Power-Down Modes................................................................... 21

Input/Output Termination Recommendations .......................... 22

Serial Control Port.......................................................................... 23

SPI Serial Port Operation .......................................................... 23

Power Dissipation and Thermal Considerations ....................... 26

Clock Speed and Driver Mode ................................................. 26

Evaluation of Operating Conditions........................................ 26

Thermally Enhanced Package Mounting Guidelines ............ 26

Applications Information .............................................................. 27

Power Supply Recommendations............................................. 27

Using the AD9530 Outputs for ADC Clock Applications .... 27

Typical Application Block Diagram......................................... 28

Control Registers ............................................................................ 29

Control Register Map Overview .............................................. 29

Control Register Map Descriptions ............................................. 31

SPI Configuration (Register 0x000 to Register 0x001) ......... 31

Status (Register 0x002) .............................................................. 32

Chip Type (Register 0x003) ...................................................... 32

Product ID (Register 0x004 to Register 0x005)...................... 32

Part Version (Register 0x006) ................................................... 33

User Scratchpad 1 (Register 0x00A) ........................................ 33

SPI Version (Register 0x00B).................................................... 33

Vendor ID (Register 0x00C to Register 0x00D)..................... 33

IO_UPDATE (Register 0x00F)................................................. 33

R Divider (Reference Input Divider) (Register 0x010) ......... 33

R Divider Control (Register 0x011)......................................... 34

Reference Input A (Register 0x012)......................................... 34

Reference Input B (Register 0x013) ......................................... 34

OUT1 Divider (Register 0x014) ............................................... 35

OUT1 Driver Control Register (Register 0x015)................... 35

OUT2 Divider (Register 0x016) ............................................... 35

OUT2 Driver Control (Register 0x017) .................................. 35

OUT3 Divider (Register 0x018) ............................................... 36

OUT3 Driver Control (Register 0x019) .................................. 36

OUT4 Divider (Register 0x01A) .............................................. 36

OUT4 Driver Control (Register 0x01B).................................. 36

VCO Power (Register 0x01C)................................................... 37

PLL Lock Detect Control (Register 0x01D) ........................... 37

PLL Lock Detect Readback (Registers 0x01E to 0x01F)....... 37

M1, M2, M3 Dividers (Register 0x020 to Register 0x022) ... 38

M3 Divider (Register 0x022) .................................................... 39

N Divider (Register 0x023) ....................................................... 39

N Divider Control (Register 0x024) ........................................ 39

Charge Pump (Register 0x025) ................................................ 39

Phase Frequency Dectector (Register 0x026)......................... 39

Loop Filter (Register 0x027) ..................................................... 40

VCO Frequency (Register 0x028) ............................................ 40

User Scratchpad2 (Register 0x0FE) ......................................... 40

AD9530 Datasheet(PDF) 2 Page - Analog Devices

AD9530 Datasheet(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL