Electronic Components Datasheet Search
  English  ▼

X  

LTC6948 Datasheet(PDF) 27 Page - Analog Devices

Part # LTC6948
Description  Fractional-N Synthesizer Integrated VCO
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC6948 Datasheet(HTML) 27 Page - Analog Devices

Back Button LTC6948 Datasheet HTML 23Page - Analog Devices LTC6948 Datasheet HTML 24Page - Analog Devices LTC6948 Datasheet HTML 25Page - Analog Devices LTC6948 Datasheet HTML 26Page - Analog Devices LTC6948 Datasheet HTML 27Page - Analog Devices LTC6948 Datasheet HTML 28Page - Analog Devices LTC6948 Datasheet HTML 29Page - Analog Devices LTC6948 Datasheet HTML 30Page - Analog Devices LTC6948 Datasheet HTML 31Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 38 page
background image
LTC6948
27
6948fa
For more information www.linear.com/LTC6948
DESIGN AND PROGRAMMING EXAMPLE
This programming example uses the DC1959 with the
LTC6948-2. Assume the following parameters of interest:
fREF = 100MHz at 7dBm into 50Ω
fSTEP = 50kHz
fRF = 1921.650MHz
From the Electrical Characteristics table:
fVCO = 3.080GHz to 4.910GHz
KVCO% = 4.7%Hz/V to 7%Hz/V
Determining Divider Values
Following the loop filter design algorithm, first determine
all the divider values. The maximum fPFDwhileinfractional
mode is less than 100MHz, so R must be greater than 1.
R = 2
Then, using Equations 5 and 7, calculate the following
values:
O = 2
fPFD = 50MHz
Then using Equation 6:
N+F =
2•1921.650MHz
50MHz
= 76.866
Therefore:
N = 76
F = 0.866
Then, from Equation 4,
NUM = 0.866 • 218 = 227017
Also, from Equation 1 and Tables 8 and 9 determine B:
B = 48 and BD[3:0] = h5
A calibration cycle takes 12 to 14 clock cycles of fCAL. This
gives a VCO calibration time of approximately:
tCAL ≅
14
fCAL
= 14•
B
fPFD
= 13.4µs
Selecting Filter Type and Loop Bandwidth
The next step in the algorithm is choosing the open loop
bandwidth. Select the minimum bandwidth resulting from
the below constraints.
1) The OSR must be at least 10 (sets absolute maximum
BW).
2) Theintegratedphasenoiseduetothermalnoiseshould
be minimized, neglecting any modulator noise.
3) The loop bandwidth must be narrow enough to ad-
equately filter the modulator’s quantization noise.
FracNWizard reports the loop bandwidths resulting from
each of the above constraints. The quantization noise con-
strained results vary according to the shape of the external
loop filter. FracNWizard reports an optimal bandwidth for
several filter types.
FracNWizard reports the thermal noise optimized loop
bandwidth is 211kHz. Filter 3 (fourth order response) has
a quantization noise constrained BW of 150kHz, making
it a good choice. Select Filter 3 and use the smaller of the
two bandwidths (150kHz) for optimal integrated phase
noise. Use Equation 11 to calculate OSR:
OSR =
50MHz
150kHz
= 333.3
applicaTions inForMaTion



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com