| Electronic Components Datasheet Search |
|
AD9175 Datasheet(PDF) 132 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9175 Datasheet(HTML) 132 Page - Analog Devices |
|
132 / 150 page ![]() AD9175 Data Sheet Rev. A | Page 132 of 150 Addr. Name Bits Bit Name Settings Description Reset Access Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x485 ECNT_CTRL5 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA5 Error counter enables for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: 0x7 R/W Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE). [2:0] ECNT_RST5 Reset error counters for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x486 ECNT_CTRL6 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA6 Error counter enables for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: 0x7 R/W Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE). [2:0] ECNT_RST6 Reset error counters for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x487 ECNT_CTRL7 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA7 Error counter enables for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: 0x7 R/W Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE). [2:0] ECNT_RST7 Reset error counters for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x488 ECNT_TCH0 [7:3] RESERVED Reserved. 0x0 R |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |