www.ite.com.tw
IT8705F V0.4
55
Configuration
8.9.7
Panel Button De-bounce Interrupt Level Select Register (Index=70h, Default=00h)
Bit
Description
7-4
Reserved
3-0
P.B.D Interrupt Level Select
Select the interrupt level
note1 for Panel Button De-bounce.
8.9.8
IRQ Routing Input 0 and 1 Interrupt Level Select Register (Index=71h, Default=00h)
Bit
Description
7-4
IRQIN1 Interrupt Level Select
Select the interrupt level
note1 for IRQIN1.
3-0
IRQIN0 Interrupt Level Select
Select the interrupt level
note1 for IRQIN0.
8.9.9
IRQ Routing Input 2 and 3 Interrupt Level Select Register (Index=72h, Default=00h)
Bit
Description
7-4
IRQIN3 Interrupt Level Select
Select the interrupt level
note1 for IRQIN3.
3-0
IRQIN2 Interrupt Level Select
Select the interrupt level
note1 for IRQIN2.
8.9.10
GPIO Pin Set 1, 2, 3, 4, 5 and 6 Polarity Registers (Index=B0h, B1h, B2h, B3h, B4h and B5h,
Default=00h)
These registers are used to program the GPIO pin type as either polarity inverting or non-inverting.
Bit
Description
7-0
GPIO Polarity Inverting
For each bit:
1: GPIO pin type is polarity inverting.
0: GPIO pin type is polarity non-inverting.
8.9.11
GPIO Pin Set 1, 2, 3, 4, 5 and 6 Pin Internal Pull-up Enable Registers (Index=B8h, B9h, BAh,
BBh, BCh and BDh, Default=00h)
These registers are used to enable the GPIO pin internal pull-up.
Bit
Description
7-0
GPIO Pull-up Enable
For each bit:
1: Enable GPIO pin internal pull-up.
0: Disable GPIO pin internal pull-up.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
